Wave Pipelining: Theory and CMOS Implementation provides a coherent
presentation of the theory of wave pipelined operation of digital
circuits and discusses practical design techniques for the
realization of wave pipelined circuits in CMOS technology. Wave
pipeling is a timing methodology used in digital systems to enhance
performance while conserving the number of data registers used.
This is achieved by applying new data to the inputs of a
combinatorial logic block before the previous outputs are
available. In contrast to conventional pipelining, system
performance is limited by differences in maximum and minimum
circuit delay rather than maximum circuit delays. Realization of
practical systems using this technique requires accurate system
level and circuit level timing analysis. At the system level,
timing constraints identifying valid regions of operation for
correct clocking of wave pipelined circuits are presented. Both
single stage and multiple stage systems including feedback are
considered. At the circuit level, since performance is determined
by the maximum circuit delay difference, highly accurate estimates
of both maximum and minimum delays are needed.Thus, timing analysis
based on traditional gate delay models is not sufficient. For CMOS
circuits, data dependent delay models considering the effect of
simultaneous multiple input switchings must be used. An algorithm
using these delay models for accurate analysis of small to medium
sized circuits is implemented in a prototype timing analyzer, XTV.
Results are given for a set of benchmark circuits.
General
Is the information for this product incomplete, wrong or inappropriate?
Let us know about it.
Does this product have an incorrect or missing image?
Send us a new image.
Is this product missing categories?
Add more categories.
Review This Product
No reviews yet - be the first to create one!