In recent years, both Networks-on-Chip, as an architectural
solution for high-speed interconnect, and power consumption, as a
key design constraint, have continued to gain interest in the
design and research communities. This book offers a single-source
reference to some of the most important design techniques proposed
in the context of low-power design for networks-on-chip
architectures.
General
Is the information for this product incomplete, wrong or inappropriate?
Let us know about it.
Does this product have an incorrect or missing image?
Send us a new image.
Is this product missing categories?
Add more categories.
Review This Product
No reviews yet - be the first to create one!