0
Your cart

Your cart is empty

Books > Professional & Technical > Energy technology & engineering > Electrical engineering

Buy Now

Fault-Tolerance Techniques for SRAM-Based FPGAs (Paperback, Softcover reprint of hardcover 1st ed. 2006) Loot Price: R3,020
Discovery Miles 30 200
Fault-Tolerance Techniques for SRAM-Based FPGAs (Paperback, Softcover reprint of hardcover 1st ed. 2006): Fernanda Lima...

Fault-Tolerance Techniques for SRAM-Based FPGAs (Paperback, Softcover reprint of hardcover 1st ed. 2006)

Fernanda Lima Kastensmidt, Ricardo Reis

Series: Frontiers in Electronic Testing, 32

 (sign in to rate)
Loot Price R3,020 Discovery Miles 30 200 | Repayment Terms: R283 pm x 12*

Bookmark and Share

Expected to ship within 10 - 15 working days

Fault-tolerance in integrated circuits is not an exclusive concern regarding space designers or highly-reliable application engineers. Rather, designers of next generation products must cope with reduced margin noises due to technological advances. The continuous evolution of the fabrication technology process of semiconductor components, in terms of transistor geometry shrinking, power supply, speed, and logic density, has significantly reduced the reliability of very deep submicron integrated circuits, in face of the various internal and external sources of noise. The very popular Field Programmable Gate Arrays, customizable by SRAM cells, are a consequence of the integrated circuit evolution with millions of memory cells to implement the logic, embedded memories, routing, and more recently with embedded microprocessors cores. These re-programmable systems-on-chip platforms must be fault-tolerant to cope with present days requirements. This book discusses fault-tolerance techniques for SRAM-based Field Programmable Gate Arrays (FPGAs). It starts by showing the model of the problem and the upset effects in the programmable architecture. In the sequence, it shows the main fault tolerance techniques used nowadays to protect integrated circuits against errors. A large set of methods for designing fault tolerance systems in SRAM-based FPGAs is described. Some presented techniques are based on developing a new fault-tolerant architecture with new robustness FPGA elements. Other techniques are based on protecting the high-level hardware description before the synthesis in the FPGA. The reader has the flexibility of choosing the most suitable fault-tolerance technique for its project and to compare a set of fault tolerant techniques for programmable logic applications.

General

Imprint: Springer-Verlag New York
Country of origin: United States
Series: Frontiers in Electronic Testing, 32
Release date: November 2010
First published: 2006
Authors: Fernanda Lima Kastensmidt • Ricardo Reis
Dimensions: 240 x 160 x 10mm (L x W x T)
Format: Paperback
Pages: 184
Edition: Softcover reprint of hardcover 1st ed. 2006
ISBN-13: 978-1-4419-4052-0
Categories: Books > Computing & IT > General theory of computing > Systems analysis & design
Books > Professional & Technical > Technology: general issues > Technical design > General
Books > Professional & Technical > Energy technology & engineering > Electrical engineering > General
Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design > General
Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Electronic devices & materials > General
Promotions
LSN: 1-4419-4052-9
Barcode: 9781441940520

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Partners