Verilog HDL Design Examples (Paperback)

Joseph Cavanagh

(sign in to rate)

Loot Price R2,076 Discovery Miles 20 760 | Repayment Terms: R195 pm x 12*

Expected to ship within 12 - 17 working days

Description
Details
Customer Reviews

The Verilog language provides a means to model a digital system at many levels of abstraction from a logic gate to a complex digital system to a mainframe computer. The purpose of this book is to present the Verilog language together with a wide variety of examples, so that the reader can gain a firm foundation in the design of the digital system using Verilog HDL. The Verilog projects include the design module, the test bench module, and the outputs obtained from the simulator that illustrate the complete functional operation of the design. Where applicable, a detailed review of the theory of the topic is presented together with the logic design principles-including: state diagrams, Karnaugh maps, equations, and the logic diagram. Numerous examples and homework problems are included throughout. The examples include logical operations, counters of different moduli, half adders, full adders, a carry lookahead adder, array multipliers, different types of Moore and Mealy machines, and arithmetic logic units (ALUs).

General

Imprint:	Crc Press
Country of origin:	United Kingdom
Release date:	March 2021
First published:	2018
Authors:	Joseph Cavanagh
Dimensions:	254 x 178mm (L x W)
Format:	Paperback
Pages:	655
ISBN-13:	978-0-367-77881-1
Categories:	Books > Professional & Technical > Environmental engineering & technology > General Books > Computing & IT > General theory of computing > General Books > Computing & IT > Applications of computing > General Books > Professional & Technical > Energy technology & engineering > Electrical engineering > General Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components Promotions
LSN:	0-367-77881-5
Barcode:	9780367778811