Constraint-Based Verification covers an emerging field in
functional verification of electronic designs, referred to as the
"constraint-based verification." The topics are developed in the
context of a wide range of dynamic and static verification
approaches including simulation, emulation, and formal methods. The
goal is to show how constraints, or assertions, can be used towards
automating the generation of testbenches, resulting in a seamless
verification flow. Topics such as verification coverage, and
connection with assertion based verification, are also covered.
The book targets verification engineers as well as researchers.
It covers both methodological and technical issues. Particular
stress is given to the latest advances in functional
verification.
The research community has witnessed recent growth of interests
in constraint-based functional verification. Various techniques
have been developed. They are relatively new, but have reached a
level of maturity so that they are appearing in commercial tools
such as Vera and System Verilog.
General
Is the information for this product incomplete, wrong or inappropriate?
Let us know about it.
Does this product have an incorrect or missing image?
Send us a new image.
Is this product missing categories?
Add more categories.
Review This Product
No reviews yet - be the first to create one!