Written expressly for hardware designers, this book presents a
formal model of VHDL clearly specifying both the static and dynamic
semantics of VHDL. It provides a mathematical framework for
representing VHDL constructs and shows how those constructs can be
formally manipulated to reason about VHDL.
General
Is the information for this product incomplete, wrong or inappropriate?
Let us know about it.
Does this product have an incorrect or missing image?
Send us a new image.
Is this product missing categories?
Add more categories.
Review This Product
No reviews yet - be the first to create one!