0
Your cart

Your cart is empty

Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design

Buy Now

A Systolic Array Optimizing Compiler (Paperback, Softcover reprint of the original 1st ed. 1989) Loot Price: R2,936
Discovery Miles 29 360
A Systolic Array Optimizing Compiler (Paperback, Softcover reprint of the original 1st ed. 1989): Monica S. Lam

A Systolic Array Optimizing Compiler (Paperback, Softcover reprint of the original 1st ed. 1989)

Monica S. Lam

Series: The Springer International Series in Engineering and Computer Science, 64

 (sign in to rate)
Loot Price R2,936 Discovery Miles 29 360 | Repayment Terms: R275 pm x 12*

Bookmark and Share

Expected to ship within 10 - 15 working days

Donate to Gift Of The Givers

This book is a revision of my Ph. D. thesis dissertation submitted to Carnegie Mellon University in 1987. It documents the research and results of the compiler technology developed for the Warp machine. Warp is a systolic array built out of custom, high-performance processors, each of which can execute up to 10 million floating-point operations per second (10 MFLOPS). Under the direction of H. T. Kung, the Warp machine matured from an academic, experimental prototype to a commercial product of General Electric. The Warp machine demonstrated that the scalable architecture of high-peiformance, programmable systolic arrays represents a practical, cost-effective solu tion to the present and future computation-intensive applications. The success of Warp led to the follow-on iWarp project, a joint project with Intel, to develop a single-chip 20 MFLOPS processor. The availability of the highly integrated iWarp processor will have a significant impact on parallel computing. One of the major challenges in the development of Warp was to build an optimizing compiler for the machine. First, the processors in the xx A Systolic Array Optimizing Compiler array cooperate at a fine granularity of parallelism, interaction between processors must be considered in the generation of code for individual processors. Second, the individual processors themselves derive their performance from a VLIW (Very Long Instruction Word) instruction set and a high degree of internal pipelining and parallelism. The compiler contains optimizations pertaining to the array level of parallelism, as well as optimizations for the individual VLIW processors."

General

Imprint: Springer-Verlag New York
Country of origin: United States
Series: The Springer International Series in Engineering and Computer Science, 64
Release date: October 2011
First published: 1989
Authors: Monica S. Lam
Dimensions: 235 x 155 x 12mm (L x W x T)
Format: Paperback
Pages: 202
Edition: Softcover reprint of the original 1st ed. 1989
ISBN-13: 978-1-4612-8961-6
Categories: Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design > General
Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Applied optics > General
LSN: 1-4612-8961-0
Barcode: 9781461289616

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Partners