Data Integrity for On-Chip Interconnects (Paperback)

The desire for having a smaller-faster chip that does more than ever before, has led to shrinking feature size and growing integration density. This integration has left designers grappling with increasing concerns of signal-integrity (SI), timing- closure and power-consumption. Firstly, the shrinking feature size has resulted in greater delays. Further, the adjacent wires are now very close and cause Cross-talk to each other's signals. Traditional designs focus on protecting SI on long parallel wires. The SI designs accomodate the worst case delays of signals; while they aim to improve the worst-case delays at a circuit level using novel tricks, they are transparent to the actual data carried in the wires. Departing from this trend, this work aims to introduce an information theoretic approach to address data-integrity (DI). A novel approach for evaluating the data carrying capacity of long parallel wires is presented herein. This capacity is much greater than the data-rate achieved by SI designs. This work also proposes several practical designs with data-rate approaching this capacity.

General

Imprint:	VDM Verlag
Country of origin:	Germany
Release date:	November 2009
First published:	November 2009
Authors:	Rohit Singhal
Dimensions:	229 x 152 x 8mm (L x W x T)
Format:	Paperback - Trade
Pages:	132
ISBN-13:	978-3-639-20366-0
Categories:	Books > Professional & Technical > Energy technology & engineering > Electrical engineering > General
LSN:	3-639-20366-6
Barcode:	9783639203660

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!