|
Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design
|
Buy Now
Advanced HDL Synthesis and SOC Prototyping - RTL Design Using Verilog (Hardcover, 1st ed. 2019)
Loot Price: R5,165
Discovery Miles 51 650
|
|
|
Advanced HDL Synthesis and SOC Prototyping - RTL Design Using Verilog (Hardcover, 1st ed. 2019)
Expected to ship within 10 - 15 working days
|
This book describes RTL design using Verilog, synthesis and timing
closure for System On Chip (SOC) design blocks. It covers the
complex RTL design scenarios and challenges for SOC designs and
provides practical information on performance improvements in SOC,
as well as Application Specific Integrated Circuit (ASIC) designs.
Prototyping using modern high density Field Programmable Gate
Arrays (FPGAs) is discussed in this book with the practical
examples and case studies. The book discusses SOC design,
performance improvement techniques, testing and system level
verification, while also describing the modern Intel FPGA/XILINX
FPGA architectures and their use in SOC prototyping. Further, the
book covers the Synopsys Design Compiler (DC) and Prime Time (PT)
commands, and how they can be used to optimize complex ASIC/SOC
designs. The contents of this book will be useful to students and
professionals alike.
General
Is the information for this product incomplete, wrong or inappropriate?
Let us know about it.
Does this product have an incorrect or missing image?
Send us a new image.
Is this product missing categories?
Add more categories.
Review This Product
No reviews yet - be the first to create one!
|
|
Email address subscribed successfully.
A activation email has been sent to you.
Please click the link in that email to activate your subscription.
Welcome to Loot.co.za!
Sign in / Register |Wishlists & Gift Vouchers |Help | Advanced search
