|
Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design
|
Buy Now
ASIC Design and Synthesis - RTL Design Using Verilog (Hardcover, 1st ed. 2021)
Loot Price: R5,281
Discovery Miles 52 810
|
|
|
ASIC Design and Synthesis - RTL Design Using Verilog (Hardcover, 1st ed. 2021)
Expected to ship within 12 - 19 working days
|
This book describes simple to complex ASIC design practical
scenarios using Verilog. It builds a story from the basic
fundamentals of ASIC designs to advanced RTL design concepts using
Verilog. Looking at current trends of miniaturization, the contents
provide practical information on the issues in ASIC design and
synthesis using Synopsys DC and their solution. The book explains
how to write efficient RTL using Verilog and how to improve design
performance. It also covers architecture design strategies,
multiple clock domain designs, low-power design techniques, DFT,
pre-layout STA and the overall ASIC design flow with case studies.
The contents of this book will be useful to practicing hardware
engineers, students, and hobbyists looking to learn about ASIC
design and synthesis.
General
Is the information for this product incomplete, wrong or inappropriate?
Let us know about it.
Does this product have an incorrect or missing image?
Send us a new image.
Is this product missing categories?
Add more categories.
Review This Product
No reviews yet - be the first to create one!
|
|
Email address subscribed successfully.
A activation email has been sent to you.
Please click the link in that email to activate your subscription.
Welcome to Loot.co.za!
Sign in / Register |Wishlists & Gift Vouchers |Help | Advanced search
