0
Your cart

Your cart is empty

Browse All Departments
  • All Departments
Price
  • R2,500 - R5,000 (2)
  • -
Status
Brand

Showing 1 - 2 of 2 matches in All Departments

Logic Synthesis for Finite State Machines Based on Linear Chains of States - Foundations, Recent Developments and Challenges... Logic Synthesis for Finite State Machines Based on Linear Chains of States - Foundations, Recent Developments and Challenges (Paperback, Softcover reprint of the original 1st ed. 2018)
Alexander Barkalov, Larysa Titarenko, Jacek Bieganowski
R3,679 Discovery Miles 36 790 Ships in 10 - 15 working days

This book discusses Moore finite state machines (FSMs) implemented with field programmable gate arrays (FPGAs) including look-up table (LUT) elements and embedded memory blocks (EMBs). To minimize the number of LUTs in FSM logic circuits, the authors propose replacing a state register with a state counter. They also put forward an approach allowing linear chains of states to be created, which simplifies the system of input memory functions and, therefore, decreases the number of LUTs in the resulting FSM circuit. The authors combine this approach with using EMBs to implement the system of output functions (microoperations). This allows a significant decrease in the number of LUTs, as well as eliminating a lot of interconnections in the FSM logic circuit. As a rule, it also reduces the area occupied by the circuit and diminishes the resulting power dissipation. This book is an interesting and valuable resource for students and postgraduates in the area of computer science, as well as for designers of digital systems that included complex control units

Logic Synthesis for Finite State Machines Based on Linear Chains of States - Foundations, Recent Developments and Challenges... Logic Synthesis for Finite State Machines Based on Linear Chains of States - Foundations, Recent Developments and Challenges (Hardcover, 1st ed. 2018)
Alexander Barkalov, Larysa Titarenko, Jacek Bieganowski
R3,925 Discovery Miles 39 250 Ships in 10 - 15 working days

This book discusses Moore finite state machines (FSMs) implemented with field programmable gate arrays (FPGAs) including look-up table (LUT) elements and embedded memory blocks (EMBs). To minimize the number of LUTs in FSM logic circuits, the authors propose replacing a state register with a state counter. They also put forward an approach allowing linear chains of states to be created, which simplifies the system of input memory functions and, therefore, decreases the number of LUTs in the resulting FSM circuit. The authors combine this approach with using EMBs to implement the system of output functions (microoperations). This allows a significant decrease in the number of LUTs, as well as eliminating a lot of interconnections in the FSM logic circuit. As a rule, it also reduces the area occupied by the circuit and diminishes the resulting power dissipation. This book is an interesting and valuable resource for students and postgraduates in the area of computer science, as well as for designers of digital systems that included complex control units

Free Delivery
Pinterest Twitter Facebook Google+
You may like...
Home Classix Placemats - Beachwood (Set…
R59 R51 Discovery Miles 510
Sizzlers - The Hate Crime That Tore Sea…
Nicole Engelbrecht Paperback R320 R235 Discovery Miles 2 350
Loot
Nadine Gordimer Paperback  (2)
R398 R330 Discovery Miles 3 300
Estee Lauder Beautiful Belle Eau De…
R2,241 R1,652 Discovery Miles 16 520
High Waist Leggings (Black)
R169 Discovery Miles 1 690
Casio LW-200-7AV Watch with 10-Year…
R999 R884 Discovery Miles 8 840
Addis Window Squeegee Long Handle
R179 R149 Discovery Miles 1 490
Sylvanian Families - Walnut Squirrel…
R749 R579 Discovery Miles 5 790
Bestway Spider-Man Beach Ball (51cm)
R50 R45 Discovery Miles 450
Bostik Clear on Blister Card (25ml)
R38 Discovery Miles 380

 

Partners