0
Your cart

Your cart is empty

Browse All Departments
  • All Departments
Price
  • R2,500 - R5,000 (2)
  • -
Status
Brand

Showing 1 - 2 of 2 matches in All Departments

Time-interleaved Analog-to-Digital Converters (Paperback, 2011 ed.): Simon Louwsma, Ed Van Tuijl, Bram Nauta Time-interleaved Analog-to-Digital Converters (Paperback, 2011 ed.)
Simon Louwsma, Ed Van Tuijl, Bram Nauta
R2,913 Discovery Miles 29 130 Ships in 10 - 15 working days

Time-interleaved Analog-to-Digital Converters describes the research performed on low-power time-interleaved ADCs. A detailed theoretical analysis is made of the time-interleaved Track & Hold, since it must be capable of handling signals in the GHz range with little distortion, and minimal power consumption. Timing calibration is not attractive, therefore design techniques are presented which do not require timing calibration. The design of power efficient sub-ADCs is addressed with a theoretical analysis of a successive approximation converter and a pipeline converter. It turns out that the first can consume about 10 times less power than the latter, and this conclusion is supported by literature. Time-interleaved Analog-to-Digital Converters describes the design of a high performance time-interleaved ADC, with much attention for practical design aspects, aiming at both industry and research. Measurements show best-inclass performance with a sample-rate of 1.8 GS/s, 7.9 ENOBs and a power efficiency of 1 pJ/conversion-step.

Time-interleaved Analog-to-Digital Converters (Hardcover, 2011): Simon Louwsma, Ed Van Tuijl, Bram Nauta Time-interleaved Analog-to-Digital Converters (Hardcover, 2011)
Simon Louwsma, Ed Van Tuijl, Bram Nauta
R3,048 Discovery Miles 30 480 Ships in 10 - 15 working days

Time-interleaved Analog-to-Digital Converters describes the research performed on low-power time-interleaved ADCs. A detailed theoretical analysis is made of the time-interleaved Track & Hold, since it must be capable of handling signals in the GHz range with little distortion, and minimal power consumption. Timing calibration is not attractive, therefore design techniques are presented which do not require timing calibration. The design of power efficient sub-ADCs is addressed with a theoretical analysis of a successive approximation converter and a pipeline converter. It turns out that the first can consume about 10 times less power than the latter, and this conclusion is supported by literature. Time-interleaved Analog-to-Digital Converters describes the design of a high performance time-interleaved ADC, with much attention for practical design aspects, aiming at both industry and research. Measurements show best-inclass performance with a sample-rate of 1.8 GS/s, 7.9 ENOBs and a power efficiency of 1 pJ/conversion-step.

Free Delivery
Pinterest Twitter Facebook Google+
You may like...
Aqualine Back Float (Yellow and Blue)
R277 Discovery Miles 2 770
Hampstead
Diane Keaton, Brendan Gleeson, … DVD R66 Discovery Miles 660
Dare To Believe - Why I Could Not Stay…
Mmusi Maimane Paperback R350 R249 Discovery Miles 2 490
Alva 3-Panel Infrared Radiant Indoor Gas…
R1,499 R1,199 Discovery Miles 11 990
Gold Fresh Couture by Moschino EDP 100ml…
R920 Discovery Miles 9 200
Stealth SX-C10-X Twin Rechargeable…
R499 R269 Discovery Miles 2 690
Art Puzzle Animal Party (24 Pieces)
R79 R74 Discovery Miles 740
Cadac Pizza Stone (33cm)
 (18)
R363 Discovery Miles 3 630
JBL T110 In-Ear Headphones (Black)
 (13)
R229 R201 Discovery Miles 2 010
Tipping Point: Turmoil Or Reform…
Raymond Parsons Paperback R300 R215 Discovery Miles 2 150

 

Partners