|
Showing 1 - 8 of
8 matches in All Departments
Presenting a comprehensive overview of the design automation
algorithms, tools, and methodologies used to design integrated
circuits, the Electronic Design Automation for Integrated Circuits
Handbook is available in two volumes. The second volume, EDA for IC
Implementation, Circuit Design, and Process Technology, thoroughly
examines real-time logic to GDSII (a file format used to transfer
data of semiconductor physical layout), analog/mixed signal design,
physical verification, and technology CAD (TCAD). Chapters
contributed by leading experts authoritatively discuss design for
manufacturability at the nanoscale, power supply network design and
analysis, design modeling, and much more. Save on the complete set.
This book brings to bear a body of logic synthesis techniques, in
order to contribute to the analysis and control of Boolean Networks
(BN) for modeling genetic diseases such as cancer. The authors
provide several VLSI logic techniques to model the genetic disease
behavior as a BN, with powerful implicit enumeration techniques.
Coverage also includes techniques from VLSI testing to control a
faulty BN, transforming its behavior to a healthy BN, potentially
aiding in efforts to find the best candidates for treatment of
genetic diseases.
This book describes novel methods for network-on-chip (NoC) design,
using source-synchronous high-speed resonant clocks. The authors
discuss NoCs from the bottom up, providing circuit level details,
before providing architectural simulations. As a result, readers
will get a complete picture of how a NoC can be designed and
optimized. Using the methods described in this book, readers are
enabled to design NoCs that are 5X better than existing approaches
in terms of latency and throughput and can also sustain a
significantly greater amount of traffic.
Single-threaded software applications have ceased to see signi?cant
gains in p- formance on a general-purpose CPU, even with further
scaling in very large scale integration (VLSI) technology. This is
a signi?cant problem for electronic design automation (EDA)
applications, since the design complexity of VLSI integrated
circuits (ICs) is continuously growing. In this research monograph,
we evaluate custom ICs, ?eld-programmable gate arrays (FPGAs), and
graphics processors as platforms for accelerating EDA algorithms,
instead of the general-purpose sing- threaded CPU. We study
applications which are used in key time-consuming steps of the VLSI
design ?ow. Further, these applications also have different degrees
of inherent parallelism in them. We study both control-dominated
EDA applications and control plus data parallel EDA applications.
We accelerate these applications on these different hardware
platforms. We also present an automated approach for accelerating
certain uniprocessor applications on a graphics processor. This
monograph compares custom ICs, FPGAs, and graphics processing units
(GPUs) as potential platforms to accelerate EDA algorithms. It also
provides details of the programming model used for interfacing with
the GPUs.
This book describes novel methods for network-on-chip (NoC) design,
using source-synchronous high-speed resonant clocks. The authors
discuss NoCs from the bottom up, providing circuit level details,
before providing architectural simulations. As a result, readers
will get a complete picture of how a NoC can be designed and
optimized.Using the methods described in this book, readers are
enabled to design NoCs that are 5X better than existing approaches
in terms of latency and throughput and can also sustain a
significantly greater amount of traffic."
This book brings to bear a body of logic synthesis techniques, in
order to contribute to the analysis and control of Boolean Networks
(BN) for modeling genetic diseases such as cancer. The authors
provide several VLSI logic techniques to model the genetic disease
behavior as a BN, with powerful implicit enumeration techniques.
Coverage also includes techniques from VLSI testing to control a
faulty BN, transforming its behavior to a healthy BN, potentially
aiding in efforts to find the best candidates for treatment of
genetic diseases.
Single-threaded software applications have ceased to see signi?cant
gains in p- formance on a general-purpose CPU, even with further
scaling in very large scale integration (VLSI) technology. This is
a signi?cant problem for electronic design automation (EDA)
applications, since the design complexity of VLSI integrated
circuits (ICs) is continuously growing. In this research monograph,
we evaluate custom ICs, ?eld-programmable gate arrays (FPGAs), and
graphics processors as platforms for accelerating EDA algorithms,
instead of the general-purpose sing- threaded CPU. We study
applications which are used in key time-consuming steps of the VLSI
design ?ow. Further, these applications also have different degrees
of inherent parallelism in them. We study both control-dominated
EDA applications and control plus data parallel EDA applications.
We accelerate these applications on these different hardware
platforms. We also present an automated approach for accelerating
certain uniprocessor applications on a graphics processor. This
monograph compares custom ICs, FPGAs, and graphics processing units
(GPUs) as potential platforms to accelerate EDA algorithms. It also
provides details of the programming model used for interfacing with
the GPUs.
In an attempt to slow the exhaustion of the Internet Protocol (IP)
address space, Class-less Inter-Domain Routing (CIDR) was adopted.
However, the decision to utilize CIDR also increases the size of
the routing table, since it allows an arbitrary partitioning of the
routing space. A scheme to reduce the size of routing table in the
CIDR context is detailed. A well-known and highly e cient heuristic
to perform 2-level logic minimization is extended to compress the
routing table. IP routing table represented as a set of completely
speci ed logic functions can be compressed to about 25% in size,
while ensuring that routing table updates are handled in real-time.
The resulting routing table can be used with existing routers
without needing any change in architecture. By compressing the IP
routing table as proposed, less complex hardware than Ternary CAM
(TCAM) can be used to achieve exact functionality. This approach
also reduces lookup latency by about 46%, hardware area by 9% and
power consumed by 15% in contrast to a traditional TCAM based
implementation."
|
You may like...
Midnights
Taylor Swift
CD
R418
Discovery Miles 4 180
Poldark: Series 1-2
Aidan Turner, Eleanor Tomlinson, …
Blu-ray disc
(1)
R55
Discovery Miles 550
|