0
Your cart

Your cart is empty

Books > Professional & Technical > Energy technology & engineering > Electrical engineering

Buy Now

Hierarchical Modeling for VLSI Circuit Testing (Paperback, Softcover reprint of the original 1st ed. 1990) Loot Price: R2,754
Discovery Miles 27 540
Hierarchical Modeling for VLSI Circuit Testing (Paperback, Softcover reprint of the original 1st ed. 1990): Debashis...

Hierarchical Modeling for VLSI Circuit Testing (Paperback, Softcover reprint of the original 1st ed. 1990)

Debashis Bhattacharya, John P. Hayes

Series: The Springer International Series in Engineering and Computer Science, 89

 (sign in to rate)
Loot Price R2,754 Discovery Miles 27 540 | Repayment Terms: R258 pm x 12*

Bookmark and Share

Expected to ship within 10 - 15 working days

Test generation is one of the most difficult tasks facing the designer of complex VLSI-based digital systems. Much of this difficulty is attributable to the almost universal use in testing of low, gate-level circuit and fault models that predate integrated circuit technology. It is long been recognized that the testing prob lem can be alleviated by the use of higher-level methods in which multigate modules or cells are the primitive components in test generation; however, the development of such methods has proceeded very slowly. To be acceptable, high-level approaches should be applicable to most types of digital circuits, and should provide fault coverage comparable to that of traditional, low-level methods. The fault coverage problem has, perhaps, been the most intractable, due to continued reliance in the testing industry on the single stuck-line (SSL) fault model, which is tightly bound to the gate level of abstraction. This monograph presents a novel approach to solving the foregoing problem. It is based on the systematic use of multibit vectors rather than single bits to represent logic signals, including fault signals. A circuit is viewed as a collection of high-level components such as adders, multiplexers, and registers, interconnected by n-bit buses. To match this high-level circuit model, we introduce a high-level bus fault that, in effect, replaces a large number of SSL faults and allows them to be tested in parallel. However, by reducing the bus size from n to one, we can obtain the traditional gate-level circuit and models."

General

Imprint: Springer-Verlag New York
Country of origin: United States
Series: The Springer International Series in Engineering and Computer Science, 89
Release date: September 2011
First published: 1990
Authors: Debashis Bhattacharya • John P. Hayes
Dimensions: 235 x 155 x 10mm (L x W x T)
Format: Paperback
Pages: 160
Edition: Softcover reprint of the original 1st ed. 1990
ISBN-13: 978-1-4612-8819-0
Categories: Books > Professional & Technical > Technology: general issues > Technical design > Computer aided design (CAD)
Books > Professional & Technical > Energy technology & engineering > Electrical engineering > General
LSN: 1-4612-8819-3
Barcode: 9781461288190

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Partners