Logic Synthesis and Verification Algorithms is a textbook designed
for courses on VLSI Logic Synthesis and Verification, Design
Automation, CAD and advanced level discrete mathematics. It also
serves as a basic reference work in design automation for both
professionals and students. Logic Synthesis and Verification
Algorithms is about the theoretical underpinnings of VLSI (Very
Large Scale Integrated Circuits). It combines and integrates modern
developments in logic synthesis and formal verification with the
more traditional matter of Switching and Finite Automata Theory.
The book also provides background material on Boolean algebra and
discrete mathematics. A unique feature of this text is the large
collection of solved problems. Throughout the text the algorithms
covered are the subject of one or more problems based on the use of
available synthesis programs.
General
Is the information for this product incomplete, wrong or inappropriate?
Let us know about it.
Does this product have an incorrect or missing image?
Send us a new image.
Is this product missing categories?
Add more categories.
Review This Product
No reviews yet - be the first to create one!