This book details timing analysis and optimization techniques
for circuits with level-sensitive memory elements. It contains a
linear programming formulation applicable to the timing analysis of
large scale circuits and includes a delay insertion methodology
that improves the efficiency of clock skew scheduling. Coverage
also provides a framework for and results from implementing timing
optimization algorithms in a parallel computing environment.
General
Is the information for this product incomplete, wrong or inappropriate?
Let us know about it.
Does this product have an incorrect or missing image?
Send us a new image.
Is this product missing categories?
Add more categories.
Review This Product
No reviews yet - be the first to create one!
Welcome to Loot.co.za!
Sign in / Register |Wishlists & Gift Vouchers |Help | Advanced search
