0
Your cart

Your cart is empty

Books > Professional & Technical > Energy technology & engineering > Electrical engineering

Buy Now

Digital Timing Macromodeling for VLSI Design Verification (Paperback, Softcover reprint of the original 1st ed. 1995) Loot Price: R4,337
Discovery Miles 43 370
Digital Timing Macromodeling for VLSI Design Verification (Paperback, Softcover reprint of the original 1st ed. 1995):...

Digital Timing Macromodeling for VLSI Design Verification (Paperback, Softcover reprint of the original 1st ed. 1995)

Jeong-Taek Kong, David V. Overhauser

Series: The Springer International Series in Engineering and Computer Science, 319

 (sign in to rate)
Loot Price R4,337 Discovery Miles 43 370 | Repayment Terms: R406 pm x 12*

Bookmark and Share

Expected to ship within 10 - 15 working days

Digital Timing Macromodeling for VLSI Design Verification first of all provides an extensive history of the development of simulation techniques. It presents detailed discussion of the various techniques implemented in circuit, timing, fast-timing, switch-level timing, switch-level, and gate-level simulation. It also discusses mixed-mode simulation and interconnection analysis methods. The review in Chapter 2 gives an understanding of the advantages and disadvantages of the many techniques applied in modern digital macromodels. The book also presents a wide variety of techniques for performing nonlinear macromodeling of digital MOS subcircuits which address a large number of shortcomings in existing digital MOS macromodels. Specifically, the techniques address the device model detail, transistor coupling capacitance, effective channel length modulation, series transistor reduction, effective transconductance, input terminal dependence, gate parasitic capacitance, the body effect, the impact of parasitic RC-interconnects, and the effect of transmission gates. The techniques address major sources of errors in existing macromodeling techniques, which must be addressed if macromodeling is to be accepted in commercial CAD tools by chip designers. The techniques presented in Chapters 4-6 can be implemented in other macromodels, and are demonstrated using the macromodel presented in Chapter 3. The new techniques are validated over an extremely wide range of operating conditions: much wider than has been presented for previous macromodels, thus demonstrating the wide range of applicability of these techniques.

General

Imprint: Springer-Verlag New York
Country of origin: United States
Series: The Springer International Series in Engineering and Computer Science, 319
Release date: October 2012
First published: 1995
Authors: Jeong-Taek Kong • David V. Overhauser
Dimensions: 235 x 155 x 16mm (L x W x T)
Format: Paperback
Pages: 265
Edition: Softcover reprint of the original 1st ed. 1995
ISBN-13: 978-1-4613-5982-1
Categories: Books > Professional & Technical > Technology: general issues > Technical design > Computer aided design (CAD)
Books > Professional & Technical > Energy technology & engineering > Electrical engineering > General
Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components
Promotions
LSN: 1-4613-5982-1
Barcode: 9781461359821

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Partners