Books > Professional & Technical > Energy technology & engineering > Electrical engineering
|
Buy Now
Logic Synthesis Using Synopsys (R) (Paperback, 2nd ed. 1997)
Loot Price: R4,243
Discovery Miles 42 430
|
|
Logic Synthesis Using Synopsys (R) (Paperback, 2nd ed. 1997)
Expected to ship within 10 - 15 working days
|
Logic Synthesis Using Synopsys (R), Second Edition is for anyone
who hates reading manuals but would still like to learn logic
synthesis as practised in the real world. Synopsys Design Compiler,
the leading synthesis tool in the EDA marketplace, is the primary
focus of the book. The contents of this book are specially
organized to assist designers accustomed to schematic capture-based
design to develop the required expertise to effectively use the
Synopsys Design Compiler. Over 100 `Classic Scenarios' faced by
designers when using the Design Compiler have been captured,
discussed and solutions provided. These scenarios are based on both
personal experiences and actual user queries. A general
understanding of the problem-solving techniques provided should
help the reader debug similar and more complicated problems. In
addition, several examples and dc_shell scripts (Design Compiler
scripts) have also been provided. Logic Synthesis Using Synopsys
(R), Second Edition is an updated and revised version of the very
successful first edition. The second edition covers several new and
emerging areas, in addition to improvements in the presentation and
contents in all chapters from the first edition. With the rapid
shrinking of process geometries it is becoming increasingly
important that `physical' phenomenon like clusters and wire loads
be considered during the synthesis phase. The increasing demand for
FPGAs has warranted a greater focus on FPGA synthesis tools and
methodology. Finally, behavioral synthesis, the move to designing
at a higher level of abstraction than RTL, is fast becoming a
reality. These factors have resulted in the inclusion of separate
chapters in the second edition to cover Links to Layout, FPGA
Synthesis and Behavioral Synthesis, respectively. Logic Synthesis
Using Synopsys (R), Second Edition has been written with the CAD
engineer in mind. A clear understanding of the synthesis tool
concepts, its capabilities and the related CAD issues will help the
CAD engineer formulate an effective synthesis-based ASIC design
methodology. The intent is also to assist design teams to better
incorporate and effectively integrate synthesis with their existing
in-house design methodology and CAD tools.
General
Is the information for this product incomplete, wrong or inappropriate?
Let us know about it.
Does this product have an incorrect or missing image?
Send us a new image.
Is this product missing categories?
Add more categories.
Review This Product
No reviews yet - be the first to create one!
|
|
Email address subscribed successfully.
A activation email has been sent to you.
Please click the link in that email to activate your subscription.