0
Your cart

Your cart is empty

Books > Professional & Technical > Energy technology & engineering > Electrical engineering

Buy Now

Digit-Serial Computation (Paperback, Softcover reprint of the original 1st ed. 1995) Loot Price: R5,436
Discovery Miles 54 360
Digit-Serial Computation (Paperback, Softcover reprint of the original 1st ed. 1995): Richard Hartley, Keshab K. Parhi

Digit-Serial Computation (Paperback, Softcover reprint of the original 1st ed. 1995)

Richard Hartley, Keshab K. Parhi

Series: The Springer International Series in Engineering and Computer Science, 316

 (sign in to rate)
Loot Price R5,436 Discovery Miles 54 360 | Repayment Terms: R509 pm x 12*

Bookmark and Share

Expected to ship within 10 - 15 working days

Digital signal processing (DSP) is used in a wide range of applications such as speech, telephone, mobile radio, video, radar and sonar. The sample rate requirements of these applications range from 10 KHz to 100 MHz. Real time implementation of these systems requires design of hardware which can process signal samples as these are received from the source, as opposed to storing them in buffers and processing them in batch mode. Efficient implementation of real time hardware for DSP applications requires study of families of architectures and implementation styles out of which an appropriate architecture can be selected for a specified application. To this end, the digit-serial implementation style is proposed as an appropriate design methodology for cases where bit-serial systems cannot meet the sample rate requirements, and bit-parallel systems require excessive hardware. The number of bits processed in a clock cycle is referred to as the digit-size. The hardware complexity and the achievable sample rate increase with increase in the digit-size. As special cases, a digit serial system is reduced to bit-serial or bit-parallel when the digit-size is selected to equal one or the word-length, respectively. A family of implementations can be obtained by changing the digit-size parameter, thus permitting an optimal trade-off between throughput and size. Because of their structured architecture, digit-serial designs lend themselves to automatic compilation from algorithmic descriptions. An implementation of this design methodology, the Parsifal silicon compiler was developed at the General Electric Corporate Research and Development laboratory.

General

Imprint: Springer-Verlag New York
Country of origin: United States
Series: The Springer International Series in Engineering and Computer Science, 316
Release date: October 2012
First published: 1995
Authors: Richard Hartley • Keshab K. Parhi
Dimensions: 235 x 155 x 17mm (L x W x T)
Format: Paperback
Pages: 306
Edition: Softcover reprint of the original 1st ed. 1995
ISBN-13: 978-1-4613-5985-2
Categories: Books > Professional & Technical > Energy technology & engineering > Electrical engineering > General
Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components
Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Applied optics > General
LSN: 1-4613-5985-6
Barcode: 9781461359852

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Partners