0
Your cart

Your cart is empty

Books > Professional & Technical > Energy technology & engineering > Electrical engineering

Buy Now

Formal Equivalence Checking and Design Debugging (Paperback, Softcover reprint of the original 1st ed. 1998) Loot Price: R5,235
Discovery Miles 52 350
Formal Equivalence Checking and Design Debugging (Paperback, Softcover reprint of the original 1st ed. 1998): Shi-Yu Huang,...

Formal Equivalence Checking and Design Debugging (Paperback, Softcover reprint of the original 1st ed. 1998)

Shi-Yu Huang, Kwang-Ting (Tim) Cheng

Series: Frontiers in Electronic Testing, 12

 (sign in to rate)
Loot Price R5,235 Discovery Miles 52 350 | Repayment Terms: R491 pm x 12*

Bookmark and Share

Expected to ship within 10 - 15 working days

Formal Equivalence Checking and Design Debugging covers two major topics in design verification: logic equivalence checking and design debugging. The first part of the book reviews the design problems that require logic equivalence checking and describes the underlying technologies that are used to solve them. Some novel approaches to the problems of verifying design revisions after intensive sequential transformations such as retiming are described in detail. The second part of the book gives a thorough survey of previous and recent literature on design error diagnosis and design error correction. This part also provides an in-depth analysis of the algorithms used in two logic debugging software programs, ErrorTracer and AutoFix, developed by the authors. From the Foreword: `With the adoption of the static sign-off approach to verifying circuit implementations the application-specific integrated circuit (ASIC) industry will experience the first radical methodological revolution since the adoption of logic synthesis. Equivalence checking is one of the two critical elements of this methodological revolution. This book is timely for either the designer seeking to better understand the mechanics of equivalence checking or for the CAD researcher who wishes to investigate well-motivated research problems such as equivalence checking of retimed designs or error diagnosis in sequential circuits.' Kurt Keutzer, University of California, Berkeley

General

Imprint: Springer-Verlag New York
Country of origin: United States
Series: Frontiers in Electronic Testing, 12
Release date: September 2012
First published: 1998
Authors: Shi-Yu Huang • Kwang-Ting (Tim) Cheng
Dimensions: 235 x 155 x 13mm (L x W x T)
Format: Paperback
Pages: 229
Edition: Softcover reprint of the original 1st ed. 1998
ISBN-13: 978-1-4613-7606-4
Categories: Books > Professional & Technical > Technology: general issues > Technical design > Computer aided design (CAD)
Books > Professional & Technical > Energy technology & engineering > Electrical engineering > General
Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components
Books > Computing & IT > Applications of computing > Artificial intelligence > General
LSN: 1-4613-7606-8
Barcode: 9781461376064

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Partners