0
Your cart

Your cart is empty

Books > Professional & Technical > Technology: general issues > Technical design

Buy Now

High-Level Verification - Methods and Tools for Verification of System-Level Designs (Hardcover, 2011 ed.) Loot Price: R2,927
Discovery Miles 29 270
High-Level Verification - Methods and Tools for Verification of System-Level Designs (Hardcover, 2011 ed.): Sudipta Kundu,...

High-Level Verification - Methods and Tools for Verification of System-Level Designs (Hardcover, 2011 ed.)

Sudipta Kundu, Sorin Lerner, Rajesh K Gupta

 (sign in to rate)
Loot Price R2,927 Discovery Miles 29 270 | Repayment Terms: R274 pm x 12*

Bookmark and Share

Expected to ship within 10 - 15 working days

Given the growing size and heterogeneity of Systems on Chip (SOC), the design process from initial specification to chip fabrication has become increasingly complex. This growing complexity provides incentive for designers to use high-level languages such as C, SystemC, and SystemVerilog for system-level design. While a major goal of these high-level languages is to enable verification at a higher level of abstraction, allowing early exploration of system-level designs, the focus so far for validation purposes has been on traditional testing techniques such as random testing and scenario-based testing. This book focuses on high-level verification, presenting a design methodology that relies upon advances in synthesis techniques as well as on incremental refinement of the design process. These refinements can be done manually or through elaboration tools. This book discusses verification of specific properties in designs written using high-level languages, as well as checking that the refined implementations are equivalent to their high-level specifications. The novelty of each of these techniques is that they use a combination of formal techniques to do scalable verification of system designs completely automatically. The verification techniques presented in this book include methods for verifying properties of high-level designs and methods for verifying that the translation from high-level design to a low-level Register Transfer Language (RTL) design preserves semantics. Used together, these techniques guarantee that properties verified in the high-level design are preserved through the translation to low-level RTL.

General

Imprint: Springer-Verlag New York
Country of origin: United States
Release date: June 2011
First published: 2011
Authors: Sudipta Kundu • Sorin Lerner • Rajesh K Gupta
Dimensions: 235 x 155 x 17mm (L x W x T)
Format: Hardcover
Pages: 167
Edition: 2011 ed.
ISBN-13: 978-1-4419-9358-8
Categories: Books > Professional & Technical > Technology: general issues > Technical design > General
Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components
Promotions
LSN: 1-4419-9358-4
Barcode: 9781441993588

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!

Partners