Memory Controllers for Mixed-Time-Criticality Systems - Architectures, Methodologies and Trade-offs (Paperback, Softcover reprint of the original 1st ed. 2016)

This book discusses the design and performance analysis of SDRAM controllers that cater to both real-time and best-effort applications, i.e. mixed-time-criticality memory controllers. The authors describe the state of the art, and then focus on an architecture template for reconfigurable memory controllers that addresses effectively the quickly evolving set of SDRAM standards, in terms of worst-case timing and power analysis, as well as implementation. A prototype implementation of the controller in SystemC and synthesizable VHDL for an FPGA development board are used as a proof of concept of the architecture template.

General

Imprint:	Springer International Publishing AG
Country of origin:	Switzerland
Series:	Embedded Systems
Release date:	April 2018
First published:	2016
Authors:	Sven Goossens • Karthik Chandrasekar • Benny Akesson • Kees Goossens
Dimensions:	235 x 155 x 12mm (L x W x T)
Format:	Paperback
Pages:	202
Edition:	Softcover reprint of the original 1st ed. 2016
ISBN-13:	978-3-319-81196-3
Categories:	Books > Computing & IT > Computer hardware & operating systems > Mainframes & minicomputers Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design > General
LSN:	3-319-81196-7
Barcode:	9783319811963

Is the information for this product incomplete, wrong or inappropriate? Let us know about it.

Does this product have an incorrect or missing image? Send us a new image.

Is this product missing categories? Add more categories.

Review This Product

No reviews yet - be the first to create one!