0
Your cart

Your cart is empty

Browse All Departments
  • All Departments
Price
  • R1,000 - R2,500 (4)
  • -
Status
Brand

Showing 1 - 4 of 4 matches in All Departments

System-on-Chip Test Architectures, Volume . - Nanometer Design for Testability (Hardcover): Laung-terng Wang, Charles E.... System-on-Chip Test Architectures, Volume . - Nanometer Design for Testability (Hardcover)
Laung-terng Wang, Charles E. Stroud, Nur A. Touba
R1,823 Discovery Miles 18 230 Ships in 12 - 19 working days

Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semiconductor test costs have been growing steadily and typically amount to 40% of today's overall product cost.
This book is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly System-on-Chip Test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs.
KEY FEATURES
* Emphasizes VLSI Test principles and Design for Testability architectures, with numerous illustrations/examples.
* Most up-to-date coverage available, including Fault Tolerance, Low-Power Testing, Defect and Error Tolerance, Network-on-Chip (NOC) Testing, Software-Based Self-Testing, FPGA Testing, MEMS Testing, and System-In-Package (SIP) Testing, which are not yet available in any testing book.
* Covers the entire spectrum of VLSI testing and DFT architectures, from digital and analog, to memory circuits, and fault diagnosis and self-repair from digital to memory circuits.
* Discusses future nanotechnology test trends and challenges facing the nanometer design era; promising nanotechnology test techniques, including Quantum-Dots, Cellular Automata, Carbon-Nanotubes, and Hybrid Semiconductor/Nanowire/Molecular Computing.
* Practical problems at the end of each chapter for students.

VLSI Test Principles and Architectures - Design for Testability (Hardcover, New): Laung-terng Wang, Cheng-Wen Wu, Xiaoqing Wen VLSI Test Principles and Architectures - Design for Testability (Hardcover, New)
Laung-terng Wang, Cheng-Wen Wu, Xiaoqing Wen; Contributions by Khader S. Abdel-Hafez, Soumendu Bhattacharya, …
R1,944 Discovery Miles 19 440 Ships in 12 - 19 working days

This book is a comprehensive guide to new DFT methods that will show the readers how to design a testable and quality product, drive down test cost, improve product quality and yield, and speed up time-to-market and time-to-volume.
. Most up-to-date coverage of design for testability.
. Coverage of industry practices commonly found in commercial DFT tools but not discussed in other books.
. Numerous, practical examples in each chapter illustrating basic VLSI test principles and DFT architectures.
. Lecture slides and exercise solutions for all chapters are now available.
. Instructors are also eligible for downloading PPT slide files and MSWORD solutions files from the manual website.

Electronic Design Automation - Synthesis, Verification, and Test (Hardcover): Laung-terng Wang, Yao-Wen Chang, Kwang-Ting (Tim)... Electronic Design Automation - Synthesis, Verification, and Test (Hardcover)
Laung-terng Wang, Yao-Wen Chang, Kwang-Ting (Tim) Cheng
R2,310 Discovery Miles 23 100 Ships in 12 - 19 working days

This book provides broad and comprehensive coverage of the entire EDA flow. EDA/VLSI practitioners and researchers in need of fluency in an "adjacent" field will find this an invaluable reference to the basic EDA concepts, principles, data structures, algorithms, and architectures for the design, verification, and test of VLSI circuits. Anyone who needs to learn the concepts, principles, data structures, algorithms, and architectures of the EDA flow will benefit from this book.
Covers complete spectrum of the EDA flow, from ESL design modeling to logic/test synthesis, verification, physical design, and test - helps EDA newcomers to get "up-and-running" quickly Includes comprehensive coverage of EDA concepts, principles, data structures, algorithms, and architectures - helps all readers improve their VLSI design competence Contains latest advancements not yet available in other books, including Test compression, ESL design modeling, large-scale floorplanning, placement, routing, synthesis of clock and power/ground networks - helps readers to design/develop testable chips or products Includes industry best-practices wherever appropriate in most chapters - helps readers avoid costly mistakes

VLSI Test Principles and Architectures - Design for Testability (Paperback): Laung-terng Wang, Cheng-Wen Wu, Xiaoqing Wen VLSI Test Principles and Architectures - Design for Testability (Paperback)
Laung-terng Wang, Cheng-Wen Wu, Xiaoqing Wen
R2,349 Discovery Miles 23 490 Out of stock
Free Delivery
Pinterest Twitter Facebook Google+
You may like...
Not Afraid of the Antichrist - Why We…
Michael L Brown, Craig S. Keener, … Paperback R425 R385 Discovery Miles 3 850
Siborne's 1815 Campaign - Volume 2-The…
William Siborne Hardcover R871 Discovery Miles 8 710
Positivity and its Applications…
Eder Kikianty, Mokhwetha Mabula, … Hardcover R5,619 Discovery Miles 56 190
Air Law - A Comprehensive Sourcebook for…
Philippe-Joseph Salazar Paperback R864 R767 Discovery Miles 7 670
Precarious Power - Compliance And…
Susan Booysen Paperback  (4)
R380 R351 Discovery Miles 3 510
The Pocket Ramjet Reader
United Technologies Corporation Chem Hardcover R790 Discovery Miles 7 900
100 Mandela Moments
Kate Sidley Paperback R250 R223 Discovery Miles 2 230
Dala 504 #10 Round Stubby Hog Bristle…
R18 Discovery Miles 180
A Harvest Murder - The BRAND NEW cozy…
Frances Evesham Hardcover R673 Discovery Miles 6 730
Dala Series 579 #13 Flat Bristle Brush…
R30 Discovery Miles 300

 

Partners