0
Your cart

Your cart is empty

Browse All Departments
  • All Departments
Price
  • R2,500 - R5,000 (2)
  • -
Status
Brand

Showing 1 - 2 of 2 matches in All Departments

Quick-Turnaround ASIC Design in VHDL - Core-Based Behavioral Synthesis (Hardcover, 1996 ed.): N. Bouden-Romdhane, Vijay... Quick-Turnaround ASIC Design in VHDL - Core-Based Behavioral Synthesis (Hardcover, 1996 ed.)
N. Bouden-Romdhane, Vijay Madisetti, J. W. Hines
R4,301 Discovery Miles 43 010 Ships in 12 - 17 working days

From the Foreword..... Modern digital signal processing applications provide a large challenge to the system designer. Algorithms are becoming increasingly complex, and yet they must be realized with tight performance constraints. Nevertheless, these DSP algorithms are often built from many constituent canonical subtasks (e.g., IIR and FIR filters, FFTs) that can be reused in other subtasks. Design is then a problem of composing these core entities into a cohesive whole to provide both the intended functionality and the required performance. In order to organize the design process, there have been two major approaches. The top-down approach starts with an abstract, concise, functional description which can be quickly generated. On the other hand, the bottom-up approach starts from a detailed low-level design where performance can be directly assessed, but where the requisite design and interface detail take a long time to generate. In this book, the authors show a way to effectively resolve this tension by retaining the high-level conciseness of VHDL while parameterizing it to get good fit to specific applications through reuse of core library components. Since they build on a pre-designed set of core elements, accurate area, speed and power estimates can be percolated to high- level design routines which explore the design space. Results are impressive, and the cost model provided will prove to be very useful. Overall, the authors have provided an up-to-date approach, doing a good job at getting performance out of high-level design. The methodology provided makes good use of extant design tools, and is realistic in terms of the industrial design process. The approach is interesting in its own right, but is also of direct utility, and it will give the existing DSP CAD tools a highly competitive alternative. The techniques described have been developed within ARPAs RASSP (Rapid Prototyping of Application Specific Signal Processors) project, and should be of great interest there, as well as to many industrial designers. Professor Jonathan Allen, Massachusetts Institute of Technology

Quick-Turnaround ASIC Design in VHDL - Core-Based Behavioral Synthesis (Paperback, Softcover reprint of the original 1st ed.... Quick-Turnaround ASIC Design in VHDL - Core-Based Behavioral Synthesis (Paperback, Softcover reprint of the original 1st ed. 1996)
N. Bouden-Romdhane, Vijay Madisetti, J. W. Hines
R4,201 Discovery Miles 42 010 Ships in 10 - 15 working days

From the Foreword..... Modern digital signal processing applications provide a large challenge to the system designer. Algorithms are becoming increasingly complex, and yet they must be realized with tight performance constraints. Nevertheless, these DSP algorithms are often built from many constituent canonical subtasks (e.g., IIR and FIR filters, FFTs) that can be reused in other subtasks. Design is then a problem of composing these core entities into a cohesive whole to provide both the intended functionality and the required performance. In order to organize the design process, there have been two major approaches. The top-down approach starts with an abstract, concise, functional description which can be quickly generated. On the other hand, the bottom-up approach starts from a detailed low-level design where performance can be directly assessed, but where the requisite design and interface detail take a long time to generate. In this book, the authors show a way to effectively resolve this tension by retaining the high-level conciseness of VHDL while parameterizing it to get good fit to specific applications through reuse of core library components. Since they build on a pre-designed set of core elements, accurate area, speed and power estimates can be percolated to high- level design routines which explore the design space. Results are impressive, and the cost model provided will prove to be very useful. Overall, the authors have provided an up-to-date approach, doing a good job at getting performance out of high-level design. The methodology provided makes good use of extant design tools, and is realistic in terms of the industrial design process. The approach is interesting in its own right, but is also of direct utility, and it will give the existing DSP CAD tools a highly competitive alternative. The techniques described have been developed within ARPAs RASSP (Rapid Prototyping of Application Specific Signal Processors) project, and should be of great interest there, as well as to many industrial designers. Professor Jonathan Allen, Massachusetts Institute of Technology

Free Delivery
Pinterest Twitter Facebook Google+
You may like...
Higher
Michael Buble CD  (1)
R459 Discovery Miles 4 590
Luca Distressed Peak Cap (Khaki)
R249 Discovery Miles 2 490
Generic Pantum PC210 Compatible Toner…
R610 R200 Discovery Miles 2 000
Loot
Nadine Gordimer Paperback  (2)
R383 R310 Discovery Miles 3 100
Cadac Burger Press
R297 Discovery Miles 2 970
Sony NEW Playstation Dualshock 4 v2…
 (22)
R1,428 Discovery Miles 14 280
Downton Abbey 2 - A New Era
Hugh Bonneville, Maggie Smith DVD  (4)
R133 Discovery Miles 1 330
The Folk Of The Air: Trilogy - The Cruel…
Holly Black Paperback  (3)
R648 R586 Discovery Miles 5 860
Endless Summer Vacation
Miley Cyrus CD R246 R207 Discovery Miles 2 070
Aerolatte Cappuccino Art Stencils (Set…
R110 R95 Discovery Miles 950

 

Partners