As semiconductor manufacturers implement copper conductors in advanced interconnect schemes, research and development efforts shift toward the selection of an insulator that can take maximum advantage of the lower power and faster signal propagation allowed by copper interconnects. One of the main challenges to integrating a low-dielectric constant (low-kappa) insulator as a replacement for silicon dioxide is the behavior of such materials during the chemical-mechanical planarization (CMP) process used in Damascene patterning. Low-kappa dielectrics tend to be softer and less chemically reactive than silicon dioxide, providing significant challenges to successful removal and planarization of such materials. The focus of this book is to merge the complex CMP models and mechanisms that have evolved in the past decade with recent experimental results with copper and low-kappa CMP to develop a comprehensive mechanism for low- and high-removal-rate processes. The result is a more in-depth look into the fundamental reaction kinetics that alter, selectively consume, and ultimately planarize a multi-material structure during Damascene patterning.

This book focuses on foundry-based process technology that enables the fabrication of 3-D ICs. The core of the book discusses the technology platform for pre-packaging wafer lever 3-D ICs. However, this book does not include a detailed discussion of 3-D ICs design and 3-D packaging. This is an edited book based on chapters contributed by various experts in the field of wafer-level 3-D ICs process technology. They are from academia, research labs and industry.

This book focuses on foundry-based process technology that enables the fabrication of 3-D ICs. The core of the book discusses the technology platform for pre-packaging wafer lever 3-D ICs. However, this book does not include a detailed discussion of 3-D ICs design and 3-D packaging. This is an edited book based on chapters contributed by various experts in the field of wafer-level 3-D ICs process technology. They are from academia, research labs and industry.

As semiconductor manufacturers implement copper conductors in advanced interconnect schemes, research and development efforts shift toward the selection of an insulator that can take maximum advantage of the lower power and faster signal propagation allowed by copper interconnects. One of the main challenges to integrating a low-dielectric constant (low-kappa) insulator as a replacement for silicon dioxide is the behavior of such materials during the chemical-mechanical planarization (CMP) process used in Damascene patterning. Low-kappa dielectrics tend to be softer and less chemically reactive than silicon dioxide, providing significant challenges to successful removal and planarization of such materials.

The focus of this book is to merge the complex CMP models and mechanisms that have evolved in the past decade with recent experimental results with copper and low-kappa CMP to develop a comprehensive mechanism for low- and high-removal-rate processes. The result is a more in-depth look into the fundamental reaction kinetics that alter, selectively consume, and ultimately planarize a multi-material structure during Damascene patterning.