This book constitutes the refereed proceedings of the 5th
International Conference on High Performance Embedded Architectures
and Compilers, HiPEAC 2010, held in Pisa, Italy, in January
2010.
The 23 revised full papers presented together with the abstracts
of 2 invited keynote addresses were carefully reviewed and selected
from 94 submissions. The papers are organized in topical sections
on architectural support for concurrency; compilation and runtime
systems; reconfigurable and customized architectures; multicore
efficiency, reliability, and power; memory organization and
optimization; and programming and analysis of accelerators.
General
Is the information for this product incomplete, wrong or inappropriate?
Let us know about it.
Does this product have an incorrect or missing image?
Send us a new image.
Is this product missing categories?
Add more categories.
Review This Product
No reviews yet - be the first to create one!