![]() |
Welcome to Loot.co.za!
Sign in / Register |Wishlists & Gift Vouchers |Help | Advanced search
|
Your cart is empty |
||
|
Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design > General
Service orchestration techniques combine the benefits of Service Oriented Architecture (SOA) and Business Process Management (BPM) to compose and coordinate distributed software services. On the other hand, Software-as-a-Service (SaaS) is gaining popularity as a software delivery model through cloud platforms due to the many benefits to software vendors, as well as their customers. Multi-tenancy, which refers to the sharing of a single application instance across multiple customers or user groups (called tenants), is an essential characteristic of the SaaS model. Written in an easy to follow style with discussions supported by real-world examples, Service Orchestration as Organization introduces a novel approach with associated language, framework, and tool support to show how service orchestration techniques can be used to engineer and deploy SaaS applications.
Agile software development approaches have had significant impact on industrial software development practices. Today, agile software development has penetrated to most IT companies across the globe, with an intention to increase quality, productivity, and profitability. Comprehensive knowledge is needed to understand the architectural challenges involved in adopting and using agile approaches and industrial practices to deal with the development of large, architecturally challenging systems in an agile way. "Agile Software Architecture" focuses on gaps in the
requirements of applying architecture-centric approaches and
principles of agile software development and demystifies the agile
architecture paradox. Readers will learn how agile and
architectural cultures can co-exist and support each other
according to the context. Moreover, this book will also provide
useful leads for future research in architecture and agile to
bridge such gaps by developing appropriate approaches that
incorporate architecturally sound practices in agile methods.
Within global commerce, services and management play a vital role in the economy. Service systems are necessary for organisations, and a multi-disciplinary approach is ideal to establish full understanding of these systems. Best Practices and New Perspectives in Service Science and Management provides original research on all aspects of service science, service management, service engineering, and its supporting technology in order to administer cutting-edge knowledge to encourage the improvement of services. This book is essential for researchers and practitioners in the fields of computer science, software management, and engineering.
"Network and System Security" provides focused coverage of
network and system security technologies. It explores practical
solutions to a wide range of network and systems security issues.
Chapters are authored by leading experts in the field and address
the immediate and long-term challenges in the authors respective
areas of expertise. Coverage includes building a secure
organization, cryptography, system intrusion, UNIX and Linux
security, Internet security, intranet security, LAN security;
wireless network security, cellular network security, RFID
security, and more.
High-Performance Computing using FPGA covers the area of high performance reconfigurable computing (HPRC). This book provides an overview of architectures, tools and applications for High-Performance Reconfigurable Computing (HPRC). FPGAs offer very high I/O bandwidth and fine-grained, custom and flexible parallelism and with the ever-increasing computational needs coupled with the frequency/power wall, the increasing maturity and capabilities of FPGAs, and the advent of multicore processors which has caused the acceptance of parallel computational models. The Part on architectures will introduce different FPGA-based HPC platforms: attached co-processor HPRC architectures such as the CHREC's Novo-G and EPCC's Maxwell systems; tightly coupled HRPC architectures, e.g. the Convey hybrid-core computer; reconfigurably networked HPRC architectures, e.g. the QPACE system, and standalone HPRC architectures such as EPFL's CONFETTI system. The Part on Tools will focus on high-level programming approaches for HPRC, with chapters on C-to-Gate tools (such as Impulse-C, AutoESL, Handel-C, MORA-C++); Graphical tools (MATLAB-Simulink, NI LabVIEW); Domain-specific languages, languages for heterogeneous computing(for example OpenCL, Microsoft's Kiwi and Alchemy projects). The part on Applications will present case from several application domains where HPRC has been used successfully, such as Bioinformatics and Computational Biology; Financial Computing; Stencil computations; Information retrieval; Lattice QCD; Astrophysics simulations; Weather and climate modeling.
Beyond simulation and algorithm development, many developers increasingly use MATLAB even for product deployment in computationally heavy fields. This often demands that MATLAB codes run faster by leveraging the distributed parallelism of Graphics Processing Units (GPUs). While MATLAB successfully provides high-level functions as a simulation tool for rapid prototyping, the underlying details and knowledge needed for utilizing GPUs make MATLAB users hesitate to step into it. "Accelerating MATLAB with GPUs" offers a primer on bridging this gap. Starting with the basics, setting up MATLAB for CUDA (in
Windows, Linux and Mac OS X) and profiling, it then guides users
through advanced topics such as CUDA libraries. The authors share
their experience developing algorithms using MATLAB, C++ and GPUs
for huge datasets, modifying MATLAB codes to better utilize the
computational power of GPUs, and integrating them into commercial
software products. Throughout the book, they demonstrate many
example codes that can be used as templates of C-MEX and CUDA codes
for readers projects. Download example codes from the publisher's
website: http: //booksite.elsevier.com/9780124080805/
Designers of high-speed integrated circuits face a bewildering
array of choices and too often spend frustrating days tweaking
gates to meet speed targets. "Logical Effort: Designing Fast CMOS
Circuits" makes high speed design easier and more methodical,
providing a simple and broadly applicable method for estimating the
delay resulting from factors such as topology, capacitance, and
gate sizes. The brainchild of circuit and computer graphics pioneers Ivan
Sutherland and Bob Sproull, "logical effort" will change the way
you approach design challenges. This book begins by equipping you
with a sound understanding of the method's essential procedures and
concepts-so you can start using it immediately. Later chapters
explore the theory and finer points of the method and detail its
specialized applications.
This book describes a new design approach for energy-efficient, Domain-Specific Instruction set Processor (DSIP) architectures for the wireless baseband domain. The innovative techniques presented enable co-design of algorithms, architectures and technology, for efficient implementation of the most advanced technologies. To demonstrate the feasibility of the author's design approach, case studies are included for crucial functionality of advanced wireless systems with increased computational performance, flexibility and reusability. Designers using this approach will benefit from reduced development/product costs and greater scalability to future process technology nodes.
Despite their widespread impact, computer networks that provide the foundation for the World Wide Web and Internet have many limitations. These networks are vulnerable to security threats, break easily, and have a limited ability to respond to changing conditions. Recent research on overcoming these limitations has used biological systems for inspiration, resulting in the development of biologically-inspired computer networks. These networks are designed and developed using principles that are commonly found in natural and biological systems. Biologically Inspired Networking and Sensing: Algorithms and Architectures offers current perspectives and trends in biologically-inspired networking, exploring various approaches aimed at improving network paradigms. Research contained within this compendium of papers and surveys introduces studies in the fields of communication networks, performance modeling, and distributed computing, as well as new advances in networking.
Enterprise Architecture (EA) is the organizing logic for a firm's core business processes and IT capabilities captured in a set of policies and technical choices. ""Handbook of Enterprise Systems Architecture in Practice"" provides a comprehensive and unified reference overview of practical aspects of enterprise architecture. This premier reference source includes a complete analysis of EA theory, concepts, strategies, implementation challenges, and case studies. The impact of effective enterprise architecture on IT governance, IT portfolio management, IT risks, and IT outsourcing are described in this authoritative reference tool. Researchers and IT professionals will gain insights into how firms can maximize the business value of IT and increase competitiveness.
FPGAs (Field-Programmable Gate Arrays) can be found in applications
such as smart phones, mp3 players, medical imaging devices, and for
aerospace and defense technology. FPGAs consist of logic blocks and
programmable interconnects. This allows an engineer to start with a
blank slate and program the FPGA for a specific task, for instance,
digital signal processing, or a specific device, for example, a
software-defined radio. Due to the short time to market and ability
to reprogram to fix bugs without having to respin FPGAs are in
increasingly high demand.
As the volume of global Internet traffic increases, the Internet is beginning to suffer from a broad spectrum of performance-degrading infrastructural limitations that threaten to jeopardize the continued growth of new, innovative services. In answer to this challenge, computer scientists seek to maintain the original design principles of the Internet while allowing for a more dynamic approach to the manner in which networks are designed and operated. The Handbook of Research on Redesigning the Future of Internet Architectures covers some of the hottest topics currently being debated by the Internet community at large, including Internet governance, privacy issues, service delivery automation, advanced networking schemes, and new approaches to Internet traffic-forwarding and path-computation mechanics. Targeting students, network-engineers, and technical strategists, this book seeks to provide a broad and comprehensive look at the next wave of revolutionary ideas poised to reshape the very foundation of the Internet as we know it.
Efficient design of embedded processors plays a critical role in
embedded systems design. Processor description languages and their
associated specification, exploration and rapid prototyping
methodologies are used to find the best possible design for a given
set of applications under various design constraints, such as area,
power and performance.
This book provides a single-source reference to routing algorithms for Networks-on-Chip (NoCs), as well as in-depth discussions of advanced solutions applied to current and next generation, many core NoC-based Systems-on-Chip (SoCs). After a basic introduction to the NoC design paradigm and architectures, routing algorithms for NoC architectures are presented and discussed at all abstraction levels, from the algorithmic level to actual implementation. Coverage emphasizes the role played by the routing algorithm and is organized around key problems affecting current and next generation, many-core SoCs. A selection of routing algorithms is included, specifically designed to address key issues faced by designers in the ultra-deep sub-micron (UDSM) era, including performance improvement, power, energy, and thermal issues, fault tolerance and reliability.
This edited book focuses on concepts and their applications using the theory of conceptual spaces, one of today's most central tracks of cognitive science discourse. It features 15 papers based on topics presented at the Conceptual Spaces @ Work 2016 conference. The contributors interweave both theory and applications in their papers. Among the first mentioned are studies on metatheories, logical and systemic implications of the theory, as well as relations between concepts and language. Examples of the latter include explanatory models of paradigm shifts and evolution in science as well as dilemmas and issues of health, ethics, and education. The theory of conceptual spaces overcomes many translational issues between academic theoretization and practical applications. The paradigm is mainly associated with structural explanations, such as categorization and meronomy. However, the community has also been relating it to relations, functions, and systems. The book presents work that provides a geometric model for the representation of human conceptual knowledge that bridges the symbolic and the sub-conceptual levels of representation. The model has already proven to have a broad range of applicability beyond cognitive science and even across a number of disciplines related to concepts and representation.
This book describes RTL design using Verilog, synthesis and timing closure for System On Chip (SOC) design blocks. It covers the complex RTL design scenarios and challenges for SOC designs and provides practical information on performance improvements in SOC, as well as Application Specific Integrated Circuit (ASIC) designs. Prototyping using modern high density Field Programmable Gate Arrays (FPGAs) is discussed in this book with the practical examples and case studies. The book discusses SOC design, performance improvement techniques, testing and system level verification, while also describing the modern Intel FPGA/XILINX FPGA architectures and their use in SOC prototyping. Further, the book covers the Synopsys Design Compiler (DC) and Prime Time (PT) commands, and how they can be used to optimize complex ASIC/SOC designs. The contents of this book will be useful to students and professionals alike.
Customizable processors have been described as the next natural
step in the evolution of the microprocessor business: a step in the
life of a new technology where top performance alone is no longer
sufficient to guarantee market success. Other factors become
fundamental, such as time to market, convenience, energy
efficiency, and ease of customization.
The design of today's semiconductor chips for various applications,
such as telecommunications, poses various challenges due to the
complexity of these systems. These highly complex systems-on-chips
demand new approaches to connect and manage the communication
between on-chip processing and storage components and networks on
chips (NoCs) provide a powerful solution. |
You may like...
Research Anthology on Usage, Identity…
Information R Management Association
Hardcover
R11,857
Discovery Miles 118 570
|