0
Your cart

Your cart is empty

Browse All Departments
Price
  • R100 - R250 (9)
  • R250 - R500 (37)
  • R500+ (3,156)
  • -
Status
Format
Author / Contributor
Publisher

Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design

Network-on-Chip Security and Privacy (Hardcover, 1st ed. 2021): Prabhat Mishra, Subodha Charles Network-on-Chip Security and Privacy (Hardcover, 1st ed. 2021)
Prabhat Mishra, Subodha Charles
R3,457 Discovery Miles 34 570 Ships in 10 - 15 working days

This book provides comprehensive coverage of Network-on-Chip (NoC) security vulnerabilities and state-of-the-art countermeasures, with contributions from System-on-Chip (SoC) designers, academic researchers and hardware security experts. Readers will gain a clear understanding of the existing security solutions for on-chip communication architectures and how they can be utilized effectively to design secure and trustworthy systems.

Embedded Memory Design for Multi-Core and Systems on Chip (Hardcover, 2014 ed.): Baker Mohammad Embedded Memory Design for Multi-Core and Systems on Chip (Hardcover, 2014 ed.)
Baker Mohammad
R2,851 Discovery Miles 28 510 Ships in 10 - 15 working days

This book describes the various tradeoffs systems designers face when designing embedded memory. Readers designing multi-core systems and systems on chip will benefit from the discussion of different topics from memory architecture, array organization, circuit design techniques and design for test. The presentation enables a multi-disciplinary approach to chip design, which bridges the gap between the architecture level and circuit level, in order to address yield, reliability and power-related issues for embedded memory.

Parallel Processing of Discrete Problems, v. 106 (Hardcover, New): Panos M. Pardalos Parallel Processing of Discrete Problems, v. 106 (Hardcover, New)
Panos M. Pardalos
R2,593 Discovery Miles 25 930 Ships in 12 - 19 working days

In the past two decades, breakthroughs in computer technology have made a tremendous impact on optimization. In particular, availability of parallel computers has created substantial interest in exploring the use of parallel processing for solving discrete and global optimization problems. The chapters in this volume cover a broad spectrum of recent research in parallel processing of discrete and related problems. The topics discussed include distributed branch-and-bound algorithms, parallel genetic algorithms for large scale discrete problems, simulated annealing, parallel branch-and-bound search under limited-memory constraints, parallelization of greedy randomized adaptive search procedures, parallel optical models of computing, randomized parallel algorithms, general techniques for the design of parallel discrete algorithms, parallel algorithms for the solution of quadratic assignment and satisfiability problems. The book will be a valuable source of information to faculty, students and researchers in combinatorial optimization and related areas.

Tools and Algorithms for the Construction and Analysis of Systems (Hardcover): Bernhard Steffen, Fabrice Kordon, Marieke Huisman Tools and Algorithms for the Construction and Analysis of Systems (Hardcover)
Bernhard Steffen, Fabrice Kordon, Marieke Huisman
R1,552 Discovery Miles 15 520 Ships in 10 - 15 working days
Parallel Architectures and Bioinspired Algorithms (Hardcover, 2012 ed.): Francisco Fernandez De Vega, Jose Ignacio Hidalgo... Parallel Architectures and Bioinspired Algorithms (Hardcover, 2012 ed.)
Francisco Fernandez De Vega, Jose Ignacio Hidalgo Perez, Juan Lanchares
R4,379 Discovery Miles 43 790 Ships in 10 - 15 working days

This monograph presents examples of best practices when combining bioinspired algorithms with parallel architectures. The book includes recent work by leading researchers in the field and offers a map with the main paths already explored and new ways towards the future. Parallel Architectures and Bioinspired Algorithms will be of value to both specialists in Bioinspired Algorithms, Parallel and Distributed Computing, as well as computer science students trying to understand the present and the future of Parallel Architectures and Bioinspired Algorithms.

Exploring Memory Hierarchy Design with Emerging Memory Technologies (Hardcover, 2014 ed.): Guangyu Sun Exploring Memory Hierarchy Design with Emerging Memory Technologies (Hardcover, 2014 ed.)
Guangyu Sun
R3,421 Discovery Miles 34 210 Ships in 12 - 19 working days

This book equips readers with tools for computer architecture of high performance, low power, and high reliability memory hierarchy in computer systems based on emerging memory technologies, such as STTRAM, PCM, FBDRAM, etc. The techniques described offer advantages of high density, near-zero static power, and immunity to soft errors, which have the potential of overcoming the "memory wall." The authors discuss memory design from various perspectives: emerging memory technologies are employed in the memory hierarchy with novel architecture modification; hybrid memory structure is introduced to leverage advantages from multiple memory technologies; an analytical model named "Moguls" is introduced to explore quantitatively the optimization design of a memory hierarchy; finally, the vulnerability of the CMPs to radiation-based soft errors is improved by replacing different levels of on-chip memory with STT-RAMs.

Green IT Engineering: Concepts, Models, Complex Systems Architectures (Hardcover, 1st ed. 2017): Vyacheslav Kharchenko, Yuriy... Green IT Engineering: Concepts, Models, Complex Systems Architectures (Hardcover, 1st ed. 2017)
Vyacheslav Kharchenko, Yuriy Kondratenko, Janusz Kacprzyk
R4,206 R3,636 Discovery Miles 36 360 Save R570 (14%) Ships in 12 - 19 working days

This volume provides a comprehensive state of the art overview of a series of advanced trends and concepts that have recently been proposed in the area of green information technologies engineering as well as of design and development methodologies for models and complex systems architectures and their intelligent components. The contributions included in the volume have their roots in the authors' presentations, and vivid discussions that have followed the presentations, at a series of workshop and seminars held within the international TEMPUS-project GreenCo project in United Kingdom, Italy, Portugal, Sweden and the Ukraine, during 2013-2015 and at the 1st - 5th Workshops on Green and Safe Computing (GreenSCom) held in Russia, Slovakia and the Ukraine. The book presents a systematic exposition of research on principles, models, components and complex systems and a description of industry- and society-oriented aspects of the green IT engineering. A chapter-oriented structure has been adopted for this book following a "vertical view" of the green IT, from hardware (CPU and FPGA) and software components to complex industrial systems. The 15 chapters of the book are grouped into five sections: (1) Methodology and Principles of Green IT Engineering for Complex Systems, (2) Green Components and Programmable Systems, (3) Green Internet Computing, Cloud and Communication Systems, (4) Modeling and Assessment of Green Computer Systems and Infrastructures, and (5) Gree

Hardware/Software Architectures for Low-Power Embedded Multimedia Systems (Hardcover, 2011 ed.): Muhammad Shafique, Joerg Henkel Hardware/Software Architectures for Low-Power Embedded Multimedia Systems (Hardcover, 2011 ed.)
Muhammad Shafique, Joerg Henkel
R2,888 Discovery Miles 28 880 Ships in 10 - 15 working days

This book presents techniques for energy reduction in adaptive embedded multimedia systems, based on dynamically reconfigurable processors. The approach described will enable designers to meet performance/area constraints, while minimizing video quality degradation, under various, run-time scenarios. Emphasis is placed on implementing power/energy reduction at various abstraction levels. To enable this, novel techniques for adaptive energy management at both processor architecture and application architecture levels are presented, such that both hardware and software adapt together, minimizing overall energy consumption under unpredictable, design-/compile-time scenarios.

The Art of Timing Closure - Advanced ASIC Design Implementation (Hardcover, 1st ed. 2020): Khosrow Golshan The Art of Timing Closure - Advanced ASIC Design Implementation (Hardcover, 1st ed. 2020)
Khosrow Golshan
R3,129 Discovery Miles 31 290 Ships in 10 - 15 working days

The Art of Timing Closure is written using a hands-on approach to describe advanced concepts and techniques using Multi-Mode Multi-Corner (MMMC) for an advanced ASIC design implementation. It focuses on the physical design, Static Timing Analysis (STA), formal and physical verification. The scripts in this book are based on Cadence (R) Encounter System (TM). However, if the reader uses a different EDA tool, that tool's commands are similar to those shown in this book. The topics covered are as follows: Data Structures Multi-Mode Multi-Corner Analysis Design Constraints Floorplan and Timing Placement and Timing Clock Tree Synthesis Final Route and Timing Design Signoff Rather than go into great technical depth, the author emphasizes short, clear descriptions which are implemented by references to authoritative manuscripts. It is the goal of this book to capture the essence of physical design and timing analysis at each stage of the physical design, and to show the reader that physical design and timing analysis engineering should be viewed as a single area of expertise. This book is intended for anyone who is involved in ASIC design implementation -- starting from physical design to final design signoff. Target audiences for this book are practicing ASIC design implementation engineers and students undertaking advanced courses in ASIC design.

Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs (Hardcover, 2014 ed.): Brandon Noia, Krishnendu... Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs (Hardcover, 2014 ed.)
Brandon Noia, Krishnendu Chakrabarty
R3,935 R3,609 Discovery Miles 36 090 Save R326 (8%) Ships in 12 - 19 working days

This book describes innovative techniques to address the testing needs of 3D stacked integrated circuits (ICs) that utilize through-silicon-vias (TSVs) as vertical interconnects. The authors identify the key challenges facing 3D IC testing and present results that have emerged from cutting-edge research in this domain. Coverage includes topics ranging from die-level wrappers, self-test circuits, and TSV probing to test-architecture design, test scheduling, and optimization. Readers will benefit from an in-depth look at test-technology solutions that are needed to make 3D ICs a reality and commercially viable.

Trends in Cloud-based IoT (Hardcover, 1st ed. 2020): Fadi Al-Turjman Trends in Cloud-based IoT (Hardcover, 1st ed. 2020)
Fadi Al-Turjman
R3,383 Discovery Miles 33 830 Ships in 10 - 15 working days

This book examines research topics in IoT and Cloud and Fog computing. The contributors address major issues and challenges in IoT-based solutions proposed for the Cloud. The authors discuss Cloud smart and energy efficient services in applications such as healthcare, traffic, and farming systems. Targeted readers are from varying disciplines who are interested in designing and deploying the Cloud applications. The book can be helpful to Cloud-based IoT service providers, Cloud-based IoT service consumers, and Cloud service developers in general for getting the state-of-the-art knowledge in the emerging IoT area. The book also provides a strong foundation for researchers to advance further in this domain. Presents a variety of research related to IoT and Cloud computing; Provides the industry with new and innovative operational ideas; Pertinent to academics, researchers, and practitioners around the world.

Analysis and Design of Networks-on-Chip Under High Process Variation (Hardcover, 1st ed. 2015): Rabab Ezz-Eldin, Magdy Ali... Analysis and Design of Networks-on-Chip Under High Process Variation (Hardcover, 1st ed. 2015)
Rabab Ezz-Eldin, Magdy Ali El-Moursy, Hesham F. A. Hamed
R3,740 R3,458 Discovery Miles 34 580 Save R282 (8%) Ships in 12 - 19 working days

This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and interconnect, in order to evaluate the delay and throughput variation with different NoC topologies. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Additionally, a novel Process variation Delay and Congestion aware Routing algorithm (PDCR) is described for asynchronous NoC design, which outperforms different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns.

Handbook of Distributed Sensor Networks: Volume II (Hardcover): Marvin Heather Handbook of Distributed Sensor Networks: Volume II (Hardcover)
Marvin Heather
R3,434 R3,104 Discovery Miles 31 040 Save R330 (10%) Ships in 10 - 15 working days
Dynamic Memory Management for Embedded Systems (Hardcover, 2015 ed.): David Atienza Alonso, Stylianos Mamagkakis, Christophe... Dynamic Memory Management for Embedded Systems (Hardcover, 2015 ed.)
David Atienza Alonso, Stylianos Mamagkakis, Christophe Poucet, Miguel Peon Quiros, Alexandros Bartzas, …
R3,275 R2,024 Discovery Miles 20 240 Save R1,251 (38%) Ships in 12 - 19 working days

This book provides a systematic and unified methodology, including basic principles and reusable processes, for dynamic memory management (DMM) in embedded systems. The authors describe in detail how to design and optimize the use of dynamic memory in modern, multimedia and network applications, targeting the latest generation of portable embedded systems, such as smartphones. Coverage includes a variety of design and optimization topics in electronic design automation of DMM, from high-level software optimization to microarchitecture-level hardware support. The authors describe the design of multi-layer dynamic data structures for the final memory hierarchy layers of the target portable embedded systems and how to create a low-fragmentation, cost-efficient, dynamic memory management subsystem out of configurable components for the particular memory allocation and de-allocation patterns for each type of application. The design methodology described in this book is based on propagating constraints among design decisions from multiple abstraction levels (both hardware and software) and customizing DMM according to application-specific data access and storage behaviors.

Logic of Computation (Hardcover): Helmut Schwichtenberg Logic of Computation (Hardcover)
Helmut Schwichtenberg
R2,609 Discovery Miles 26 090 Ships in 12 - 19 working days

The latest work by the world's leading authorities on the use of formal methods in computer science is presented in this volume, based on the 1995 International Summer School in Marktoberdorf, Germany. Logic is of special importance in computer science, since it provides the basis for giving correct semantics of programs, for specification and verification of software, and for program synthesis. The lectures presented here provide the basic knowledge a researcher in this area should have and give excellent starting points for exploring the literature. Topics covered include semantics and category theory, machine based theorem proving, logic programming, bounded arithmetic, proof theory, algebraic specifications and rewriting, algebraic algorithms, and type theory.

Towards Ubiquitous Low-power Image Processing Platforms (Hardcover, 1st ed. 2021): Magnus Jahre, Diana Goehringer, Philippe... Towards Ubiquitous Low-power Image Processing Platforms (Hardcover, 1st ed. 2021)
Magnus Jahre, Diana Goehringer, Philippe Millet
R3,636 Discovery Miles 36 360 Ships in 10 - 15 working days

This book summarizes the key scientific outcomes of the Horizon 2020 research project TULIPP: Towards Ubiquitous Low-power Image Processing Platforms. The main focus lies on the development of high-performance, energy-efficient embedded systems for the growing range of increasingly complex image processing applications. The holistic TULIPP approach is described in the book, which addresses hardware platforms, programming tools and embedded operating systems. Several of the results are available as open-source hardware/software for the community. The results are evaluated with several use cases taken from real-world applications in key domains such as Unmanned Aerial Vehicles (UAVs), robotics, space and medicine. Discusses the development of high-performance, energy-efficient embedded systems for the growing range of increasingly complex image processing applications; Covers the hardware architecture of embedded image processing systems, novel methods, tools and libraries for programming those systems as well as embedded operating systems to manage those systems; Demonstrates results with several challenging applications, such as medical systems, robotics, drones and automotive.

Grids, P2P and Services Computing (Hardcover, 2010 ed.): Frederic Desprez, Vladimir Getov, Thierry Priol, Ramin Yahyapour Grids, P2P and Services Computing (Hardcover, 2010 ed.)
Frederic Desprez, Vladimir Getov, Thierry Priol, Ramin Yahyapour
R4,467 Discovery Miles 44 670 Ships in 10 - 15 working days

Grids, P2P and Services Computing, the 12th volume of the CoreGRID series, is based on the CoreGrid ERCIM Working Group Workshop on Grids, P2P and Service Computing in Conjunction with EuroPar 2009. The workshop will take place August 24th, 2009 in Delft, The Netherlands. Grids, P2P and Services Computing, an edited volume contributed by well-established researchers worldwide, will focus on solving research challenges for Grid and P2P technologies. Topics of interest include: Service Level Agreement, Data & Knowledge Management, Scheduling, Trust and Security, Network Monitoring and more. Grids are a crucial enabling technology for scientific and industrial development. This book also includes new challenges related to service-oriented infrastructures. Grids, P2P and Services Computing is designed for a professional audience composed of researchers and practitioners within the Grid community industry. This volume is also suitable for advanced-level students in computer science.

Digital Design and Computer Architecture, RISC-V Edition (Paperback): Sarah L. Harris, David Harris Digital Design and Computer Architecture, RISC-V Edition (Paperback)
Sarah L. Harris, David Harris
R2,540 R2,319 Discovery Miles 23 190 Save R221 (9%) Ships in 12 - 19 working days

The newest addition to the Harris and Harris family of Digital Design and Computer Architecture books, this RISC-V Edition covers the fundamentals of digital logic design and reinforces logic concepts through the design of a RISC-V microprocessor. Combining an engaging and humorous writing style with an updated and hands-on approach to digital design, this book takes the reader from the fundamentals of digital logic to the actual design of a processor. By the end of this book, readers will be able to build their own RISC-V microprocessor and will have a top-to-bottom understanding of how it works. Beginning with digital logic gates and progressing to the design of combinational and sequential circuits, this book uses these fundamental building blocks as the basis for designing a RISC-V processor. SystemVerilog and VHDL are integrated throughout the text in examples illustrating the methods and techniques for CAD-based circuit design. The companion website includes a chapter on I/O systems with practical examples that show how to use SparkFun's RED-V RedBoard to communicate with peripheral devices such as LCDs, Bluetooth radios, and motors. This book will be a valuable resource for students taking a course that combines digital logic and computer architecture or students taking a two-quarter sequence in digital logic and computer organization/architecture.

Analog Integrated Circuit Design Automation - Placement, Routing and Parasitic Extraction Techniques (Hardcover, 1st ed. 2017):... Analog Integrated Circuit Design Automation - Placement, Routing and Parasitic Extraction Techniques (Hardcover, 1st ed. 2017)
Ricardo Martins, Nuno Lourenco, Nuno Horta
R3,526 Discovery Miles 35 260 Ships in 12 - 19 working days

This book introduces readers to a variety of tools for analog layout design automation. After discussing the placement and routing problem in electronic design automation (EDA), the authors overview a variety of automatic layout generation tools, as well as the most recent advances in analog layout-aware circuit sizing. The discussion includes different methods for automatic placement (a template-based Placer and an optimization-based Placer), a fully-automatic Router and an empirical-based Parasitic Extractor. The concepts and algorithms of all the modules are thoroughly described, enabling readers to reproduce the methodologies, improve the quality of their designs, or use them as starting point for a new tool. All the methods described are applied to practical examples for a 130nm design process, as well as placement and routing benchmark sets.

Programming Heterogeneous MPSoCs - Tool Flows to Close the Software Productivity Gap (Hardcover, 2014 ed.): Jeronimo Castrillon... Programming Heterogeneous MPSoCs - Tool Flows to Close the Software Productivity Gap (Hardcover, 2014 ed.)
Jeronimo Castrillon Mazo, Rainer Leupers
R2,890 Discovery Miles 28 900 Ships in 10 - 15 working days

This book provides embedded software developers with techniques for programming heterogeneous Multi-Processor Systems-on-Chip (MPSoCs), capable of executing multiple applications simultaneously. It describes a set of algorithms and methodologies to narrow the software productivity gap, as well as an in-depth description of the underlying problems and challenges of today's programming practices. The authors present four different tool flows: A parallelism extraction flow for applications written using the C programming language, a mapping and scheduling flow for parallel applications, a special mapping flow for baseband applications in the context of Software Defined Radio (SDR) and a final flow for analyzing multiple applications at design time. The tool flows are evaluated on Virtual Platforms (VPs), which mimic different characteristics of state-of-the-art heterogeneous MPSoCs.

Fundamentals of IP and SoC Security - Design, Verification, and Debug (Hardcover, 1st ed. 2017): Swarup Bhunia, Sandip Ray,... Fundamentals of IP and SoC Security - Design, Verification, and Debug (Hardcover, 1st ed. 2017)
Swarup Bhunia, Sandip Ray, Susmita Sur-Kolay
R4,327 Discovery Miles 43 270 Ships in 12 - 19 working days

This book is about security in embedded systems and it provides an authoritative reference to all aspects of security in system-on-chip (SoC) designs. The authors discuss issues ranging from security requirements in SoC designs, definition of architectures and design choices to enforce and validate security policies, and trade-offs and conflicts involving security, functionality, and debug requirements. Coverage also includes case studies from the "trenches" of current industrial practice in design, implementation, and validation of security-critical embedded systems. Provides an authoritative reference and summary of the current state-of-the-art in security for embedded systems, hardware IPs and SoC designs; Takes a "cross-cutting" view of security that interacts with different design and validation components such as architecture, implementation, verification, and debug, each enforcing unique trade-offs; Includes high-level overview, detailed analysis on implementation, and relevant case studies on design/verification/debug issues related to IP/SoC security.

FPGAs 101 - Everything you need to know to get started (Paperback): Gina Smith FPGAs 101 - Everything you need to know to get started (Paperback)
Gina Smith
R1,092 Discovery Miles 10 920 Ships in 12 - 19 working days

FPGAs (Field-Programmable Gate Arrays) can be found in applications such as smart phones, mp3 players, medical imaging devices, and for aerospace and defense technology. FPGAs consist of logic blocks and programmable interconnects. This allows an engineer to start with a blank slate and program the FPGA for a specific task, for instance, digital signal processing, or a specific device, for example, a software-defined radio. Due to the short time to market and ability to reprogram to fix bugs without having to respin FPGAs are in increasingly high demand.
This book is for the engineer that has not yet had any experience with this electrifying and growing field. The complex issue of FPGA design is broken down into four distinct phases - Design / Synthesis / Simulation / Place & Route. Numerous step-by-step examples along with source code accompany the discussion. A brief primer of one of the popular FPGA and hardware languages, VHDL, is incorporated for a simple yet comprehensive learning tool. While a general technology background is assumed, no direct hardware development understanding is needed. Also, included are details on tool-set up, verifaction techniques, and test benches. Reference material consists of a quick reference guide, reserved words, and common VHDL/FPGA terms.
Learn how to design and develop FPGAs -- no prior experience necessary Breaks down the complex design and development of FPGAs into easy-to-learn building blocksContains examples, helpful tips, and step-by-step tutorials for synthesis, implementation, simulation, and programming phases

Computer-Aided Design of Microfluidic Very Large Scale Integration (mVLSI) Biochips - Design Automation, Testing, and... Computer-Aided Design of Microfluidic Very Large Scale Integration (mVLSI) Biochips - Design Automation, Testing, and Design-for-Testability (Hardcover, 1st ed. 2017)
Kai Hu, Krishnendu Chakrabarty, Tsung-Yi Ho
R3,731 R3,449 Discovery Miles 34 490 Save R282 (8%) Ships in 12 - 19 working days

This book provides a comprehensive overview of flow-based, microfluidic VLSI. The authors describe and solve in a comprehensive and holistic manner practical challenges such as control synthesis, wash optimization, design for testability, and diagnosis of modern flow-based microfluidic biochips. They introduce practical solutions, based on rigorous optimization and formal models. The technical contributions presented in this book will not only shorten the product development cycle, but also accelerate the adoption and further development of modern flow-based microfluidic biochips, by facilitating the full exploitation of design complexities that are possible with current fabrication techniques.

Advanced Hardware Design for Error Correcting Codes (Hardcover, 2015 ed.): Cyrille Chavet, Philippe Coussy Advanced Hardware Design for Error Correcting Codes (Hardcover, 2015 ed.)
Cyrille Chavet, Philippe Coussy
R3,814 R3,533 Discovery Miles 35 330 Save R281 (7%) Ships in 12 - 19 working days

This book provides thorough coverage of error correcting techniques. It includes essential basic concepts and the latest advances on key topics in design, implementation, and optimization of hardware/software systems for error correction. The book's chapters are written by internationally recognized experts in this field. Topics include evolution of error correction techniques, industrial user needs, architectures, and design approaches for the most advanced error correcting codes (Polar Codes, Non-Binary LDPC, Product Codes, etc). This book provides access to recent results, and is suitable for graduate students and researchers of mathematics, computer science, and engineering. * Examines how to optimize the architecture of hardware design for error correcting codes; * Presents error correction codes from theory to optimized architecture for the current and the next generation standards; * Provides coverage of industrial user needs advanced error correcting techniques. Advanced Hardware Design for Error Correcting Codes includes a foreword by Claude Berrou.

Designing 2D and 3D Network-on-Chip Architectures (Hardcover, 2014 ed.): Konstantinos Tatas, Kostas Siozios, Dimitrios Soudris,... Designing 2D and 3D Network-on-Chip Architectures (Hardcover, 2014 ed.)
Konstantinos Tatas, Kostas Siozios, Dimitrios Soudris, Axel Jantsch
R4,448 R3,591 Discovery Miles 35 910 Save R857 (19%) Ships in 12 - 19 working days

This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect. It highlights design challenges and discusses fundamentals of NoC technology, including architectures, algorithms and tools. Coverage focuses on topology exploration for both 2D and 3D NoCs, routing algorithms, NoC router design, NoC-based system integration, verification and testing, and NoC reliability. Case studies are used to illuminate new design methodologies.

Free Delivery
Pinterest Twitter Facebook Google+
You may like...
Coding for Kids in C++ - Learn to Code…
Bob Mather Hardcover R900 Discovery Miles 9 000
Basic Python Commands - Learn the Basic…
Manuel Mcfeely Hardcover R847 R730 Discovery Miles 7 300
C++20 - The Complete Guide
Nicolai M. Josuttis Hardcover R2,124 Discovery Miles 21 240
FORTRAN 90 for Scientists and Engineers
Brian Hahn Paperback R1,440 Discovery Miles 14 400
Language Technologies for the Challenges…
Georg Rehm, Thierry Declerck Hardcover R1,612 Discovery Miles 16 120
CICS Basic Training for Application…
Robert Wingate Hardcover R990 R852 Discovery Miles 8 520
The Inform Designer's Manual
Graham Nelson Hardcover R988 Discovery Miles 9 880
Advanced SQL with SAS
Christian F. G. Schendera Hardcover R2,609 Discovery Miles 26 090
Computer Programming The Doctrine 2.0…
Adesh Silva Hardcover R757 R668 Discovery Miles 6 680
Computer Programming for Beginners and…
Alan Grid Hardcover R1,208 R1,031 Discovery Miles 10 310

 

Partners