0
Your cart

Your cart is empty

Browse All Departments
Price
  • R100 - R250 (8)
  • R250 - R500 (38)
  • R500+ (3,161)
  • -
Status
Format
Author / Contributor
Publisher

Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design

Correct-by-Construction Approaches for SoC Design (Hardcover, 2014 ed.): Roopak Sinha, Parthasarathi Roop, Samik Basu Correct-by-Construction Approaches for SoC Design (Hardcover, 2014 ed.)
Roopak Sinha, Parthasarathi Roop, Samik Basu
R4,056 R3,486 Discovery Miles 34 860 Save R570 (14%) Ships in 12 - 19 working days

This book describes an approach for designing Systems-on-Chip such that the system meets precise mathematical requirements. The methodologies presented enable embedded systems designers to reuse intellectual property (IP) blocks from existing designs in an efficient, reliable manner, automatically generating correct SoCs from multiple, possibly mismatching, components.

Customizable Embedded Processors, Volume . - Design Technologies and Applications (Hardcover): Paolo Ienne, Rainer Leupers Customizable Embedded Processors, Volume . - Design Technologies and Applications (Hardcover)
Paolo Ienne, Rainer Leupers
R1,725 Discovery Miles 17 250 Ships in 12 - 19 working days

Customizable processors have been described as the next natural step in the evolution of the microprocessor business: a step in the life of a new technology where top performance alone is no longer sufficient to guarantee market success. Other factors become fundamental, such as time to market, convenience, energy efficiency, and ease of customization.
This book is the first to explore comprehensively one of the most fundamental trends which emerged in the last decade: to treat processors not as rigid, fixed entities, which designers include "as is" in their products; but rather, to build sound methodologies to tailor-fit processors to the specific needs of such products. This book addresses the goal of maintaining a very large family of processors, with a wide range of features, at a cost comparable to that of maintaining a single processor.
- First book to present comprehensively the major ASIP design methodologies and tools without any particular bias.
- Written by most of the pioneers and top international experts of this young domain.
- Unique mix of management perspective, technical detail, research outlook, and practical implementation.

Networks on Chips - Technology and Tools (Hardcover): Giovanni De Micheli Networks on Chips - Technology and Tools (Hardcover)
Giovanni De Micheli; Edited by Luca Benini; Contributions by Davide Bertozzi, Israel Cidon, Kees Goossens, …
R1,776 Discovery Miles 17 760 Ships in 12 - 19 working days

The design of today's semiconductor chips for various applications, such as telecommunications, poses various challenges due to the complexity of these systems. These highly complex systems-on-chips demand new approaches to connect and manage the communication between on-chip processing and storage components and networks on chips (NoCs) provide a powerful solution.
This book is the first to provide a unified overview of NoC technology. It includes in-depth analysis of all the on-chip communication challenges, from physical wiring implementation up to software architecture, and a complete classification of their various Network-on-Chip approaches and solutions.
* Leading-edge research from world-renowned experts in academia and industry with state-of-the-art technology implementations/trends
* An integrated presentation not currently available in any other book
* A thorough introduction to current design methodologies and chips designed with NoCs

Comprehensive Functional Verification - The Complete Industry Cycle (Hardcover, Anniv Sp and >): Bruce Wile, John Goss,... Comprehensive Functional Verification - The Complete Industry Cycle (Hardcover, Anniv Sp and >)
Bruce Wile, John Goss, Wolfgang Roesner
R1,926 Discovery Miles 19 260 Ships in 12 - 19 working days

One of the biggest challenges in chip and system design is determining whether the hardware works correctly. That is the job of functional verification engineers and they are the audience for this comprehensive text from three top industry professionals.
As designs increase in complexity, so has the value of verification engineers within the hardware design team. In fact, the need for skilled verification engineers has grown dramatically--functional verification now consumes between 40 and 70% of a project's labor, and about half its cost. Currently there are very few books on verification for engineers, and none that cover the subject as comprehensively as this text.
A key strength of this book is that it describes the entire verification cycle and details each stage. The organization of the book follows the cycle, demonstrating how functional verification engages all aspects of the overall design effort and how individual cycle stages relate to the larger design process. Throughout the text, the authors leverage their 35 plus years experience in functional verification, providing examples and case studies, and focusing on the skills, methods, and tools needed to complete each verification task. Additionally, the major vendors (Mentor Graphics, Cadence Design Systems, Verisity, and Synopsys) have implemented key examples from the text and made these available on line, so that the reader can test out the methods described in the text.
* Comprehensive overview of the complete verification cycle
* Combines industry experience with a strong emphasis on functional verification fundamentals
* Includes real-world case studies and downloadable software implementations of key examples from the major vendors (Mentor Graphics, Cadence Design Systems, Verisity, and Synopsys)

Synthesis Techniques and Optimizations for Reconfigurable Systems (Hardcover, 2004 ed.): Ryan Kastner, Adam Kaplan, Majid... Synthesis Techniques and Optimizations for Reconfigurable Systems (Hardcover, 2004 ed.)
Ryan Kastner, Adam Kaplan, Majid Sarrafzadeh
R2,894 Discovery Miles 28 940 Ships in 10 - 15 working days

Synthesis Techniques and Optimization for Reconfigurable Systems discusses methods used to model reconfigurable applications at the system level, many of which could be incorporated directly into modern compilers. The book also discusses a framework for reconfigurable system synthesis, which bridges the gap between application-level compiler analysis and high-level device synthesis. The development of this framework (discussed in Chapter 5), and the creation of application analysis which further optimize its output (discussed in Chapters 7, 8, and 9), represent over four years of rigorous investigation within UCLA's Embedded and Reconfigurable Laboratory (ERLab) and UCSB's Extensible, Programmable and Reconfigirable Embedded SystemS (ExPRESS) Group. The research of these systems has not yet matured, and we continually strive to develop data and methods, which will extend the collective understanding of reconfigurable system synthesis.
Synthesis Techniques and Optimization for Reconfigurable Systems assumes a basic understanding of logic design, hardware synthesis (from high-level architecture generation down to placement and routing), and the structure and form of high-level application constructs (such as loops and branches). However, this book may be read and used in the absence of such background knowledge. This text is aimed at researchers and system-level designers (both academic and industrial), but could easily be used as the text of graduate-level course on reconfigurable system synthesis techniques.

SIMD Programming Manual for Linux and Windows (Hardcover, 2004 ed.): Paul Cockshott, Kenneth Renfrew SIMD Programming Manual for Linux and Windows (Hardcover, 2004 ed.)
Paul Cockshott, Kenneth Renfrew
R3,191 Discovery Miles 31 910 Ships in 10 - 15 working days

A number of widely used contemporary processors have instruction-set extensions for improved performance in multi-media applications. The aim is to allow operations to proceed on multiple pixels each clock cycle. Such instruction-sets have been incorporated both in specialist DSPchips such as the Texas C62xx (Texas Instruments, 1998) and in general purpose CPU chips like the Intel IA32 (Intel, 2000) or the AMD K6 (Advanced Micro Devices, 1999). These instruction-set extensions are typically based on the Single Instruc tion-stream Multiple Data-stream (SIMD) model in which a single instruction causes the same mathematical operation to be carried out on several operands, or pairs of operands, at the same time. The level or parallelism supported ranges from two floating point operations, at a time on the AMD K6 architecture to 16 byte operations at a time on the Intel P4 architecture. Whereas processor architectures are moving towards greater levels of parallelism, the most widely used programming languages such as C, Java and Delphi are structured around a model of computation in which operations takeplace on a single value at a time. This was appropriate when processors worked this way, but has become an impediment to programmers seeking to make use of the performance offered by multi-media instruction -sets. The introduction of SIMD instruction sets (Peleg et al."

RFID Security - A Lightweight Paradigm (Hardcover, 1st ed. 2017): Ahmed Khattab, Zahra Jeddi, Esmaeil Amini, Magdy Bayoumi RFID Security - A Lightweight Paradigm (Hardcover, 1st ed. 2017)
Ahmed Khattab, Zahra Jeddi, Esmaeil Amini, Magdy Bayoumi
R3,494 Discovery Miles 34 940 Ships in 12 - 19 working days

This book provides a comprehensive treatment of security in the widely adopted, Radio Frequency Identification (RFID) technology. The authors present the fundamental principles of RFID cryptography in a manner accessible to a broad range of readers, enabling them to improve their RFID security design. This book also offers the reader a range of interesting topics portraying the current state-of-the-art in RFID technology and how it can be integrated with today's Internet of Things (IoT) vision. The authors describe a first-of-its-kind, lightweight symmetric authenticated encryption cipher called Redundant Bit Security (RBS), which enables significant, multi-faceted performance improvements compared to existing cryptosystems. This book is a must-read for anyone aiming to overcome the constraints of practical implementation in RFID security technologies.

Well-Quasi Orders in Computation, Logic, Language and Reasoning - A Unifying Concept of Proof Theory, Automata Theory, Formal... Well-Quasi Orders in Computation, Logic, Language and Reasoning - A Unifying Concept of Proof Theory, Automata Theory, Formal Languages and Descriptive Set Theory (Hardcover, 1st ed. 2020)
Peter M. Schuster, Monika Seisenberger, Andreas Weiermann
R4,944 Discovery Miles 49 440 Ships in 12 - 19 working days

This book bridges the gaps between logic, mathematics and computer science by delving into the theory of well-quasi orders, also known as wqos. This highly active branch of combinatorics is deeply rooted in and between many fields of mathematics and logic, including proof theory, commutative algebra, braid groups, graph theory, analytic combinatorics, theory of relations, reverse mathematics and subrecursive hierarchies. As a unifying concept for slick finiteness or termination proofs, wqos have been rediscovered in diverse contexts, and proven to be extremely useful in computer science. The book introduces readers to the many facets of, and recent developments in, wqos through chapters contributed by scholars from various fields. As such, it offers a valuable asset for logicians, mathematicians and computer scientists, as well as scholars and students.

Rohit Parikh on Logic, Language and Society (Hardcover, 1st ed. 2017): Can Baskent, Lawrence S. Moss, Ramaswamy Ramanujam Rohit Parikh on Logic, Language and Society (Hardcover, 1st ed. 2017)
Can Baskent, Lawrence S. Moss, Ramaswamy Ramanujam
R3,173 Discovery Miles 31 730 Ships in 10 - 15 working days

This book discusses major milestones in Rohit Jivanlal Parikh's scholarly work. Highlighting the transition in Parikh's interest from formal languages to natural languages, and how he approached Wittgenstein's philosophy of language, it traces the academic trajectory of a brilliant scholar whose work opened up various new avenues in research. This volume is part of Springer's book series Outstanding Contributions to Logic, and honours Rohit Parikh and his works in many ways. Parikh is a leader in the realm of ideas, offering concepts and definitions that enrich the field and lead to new research directions. Parikh has contributed to a variety of areas in logic, computer science and game theory. In mathematical logic his contributions have been in recursive function theory, proof theory and non-standard analysis; in computer science, in the areas of modal, temporal and dynamic logics of programs and semantics of programs, as well as logics of knowledge; in artificial intelligence in the area of belief revision; and in game theory in the formal analysis of social procedures, with a strong undercurrent of philosophy running through all his work.This is not a collection of articles limited to one theme, or even directly connected to specific works by Parikh, but instead all papers are inspired and influenced by Parikh in some way, adding structures to and enriching "Parikh-land". The book presents a brochure-like overview of Parikh-land before providing an "introductory video" on the sights and sounds that you experience when reading the book.

Embedded Systems Design with FPGAs (Hardcover, 2012): Peter Athanas, Dionisios Pnevmatikatos, Nicolas Sklavos Embedded Systems Design with FPGAs (Hardcover, 2012)
Peter Athanas, Dionisios Pnevmatikatos, Nicolas Sklavos
R4,457 R3,600 Discovery Miles 36 000 Save R857 (19%) Ships in 12 - 19 working days

This book presents the methodologies and for embedded systems design, using field programmable gate array (FPGA) devices, for the most modern applications. Coverage includes state-of-the-art research from academia and industry on a wide range of topics, including applications, advanced electronic design automation (EDA), novel system architectures, embedded processors, arithmetic, and dynamic reconfiguration.

Brain-Machine Interface - Closed-loop Bidirectional System Design (Hardcover, 1st ed. 2018): Xilin Liu, Jan Van der Spiegel Brain-Machine Interface - Closed-loop Bidirectional System Design (Hardcover, 1st ed. 2018)
Xilin Liu, Jan Van der Spiegel
R4,959 Discovery Miles 49 590 Ships in 12 - 19 working days

This book provides an introduction to the emerging area of "Brain-Machine Interfaces," with emphasis on the operation and practical design aspects. The book will help both electrical & bioengineers as well as neuroscience investigators to learn about the next generation brain-machine interfaces. The comprehensive review and design analysis will be very helpful for researchers who are new to this area or interested in the study of the brain. The in-depth discussion of practical design issues especially in animal experiments will also be valuable for experienced researchers.

Carbon Nanotubes for Interconnects - Process, Design and Applications (Hardcover, 1st ed. 2017): Aida Todri-Sanial, Jean Dijon,... Carbon Nanotubes for Interconnects - Process, Design and Applications (Hardcover, 1st ed. 2017)
Aida Todri-Sanial, Jean Dijon, Antonio Maffucci
R4,531 R3,669 Discovery Miles 36 690 Save R862 (19%) Ships in 12 - 19 working days

This book provides a single-source reference on the use of carbon nanotubes (CNTs) as interconnect material for horizontal, on-chip and 3D interconnects. The authors demonstrate the uses of bundles of CNTs, as innovative conducting material to fabricate interconnect through-silicon vias (TSVs), in order to improve the performance, reliability and integration of 3D integrated circuits (ICs). This book will be first to provide a coherent overview of exploiting carbon nanotubes for 3D interconnects covering aspects from processing, modeling, simulation, characterization and applications. Coverage also includes a thorough presentation of the application of CNTs as horizontal on-chip interconnects which can potentially revolutionize the nanoelectronics industry. This book is a must-read for anyone interested in the state-of-the-art on exploiting carbon nanotubes for interconnects for both 2D and 3D integrated circuits.

3D Video Coding for Embedded Devices - Energy Efficient Algorithms and Architectures (Hardcover, 2013 ed.): Bruno Zatt,... 3D Video Coding for Embedded Devices - Energy Efficient Algorithms and Architectures (Hardcover, 2013 ed.)
Bruno Zatt, Muhammad Shafique, Sergio Bampi, Joerg Henkel
R4,384 R3,526 Discovery Miles 35 260 Save R858 (20%) Ships in 12 - 19 working days

This book shows readers how to develop energy-efficient algorithms and hardware architectures to enable high-definition 3D video coding on resource-constrained embedded devices. Users of the Multiview Video Coding (MVC) standard face the challenge of exploiting its 3D video-specific coding tools for increasing compression efficiency at the cost of increasing computational complexity and, consequently, the energy consumption. This book enables readers to reduce the multiview video coding energy consumption through jointly considering the algorithmic and architectural levels. Coverage includes an introduction to 3D videos and an extensive discussion of the current state-of-the-art of 3D video coding, as well as energy-efficient algorithms for 3D video coding and energy-efficient hardware architecture for 3D video coding.

Exact Design of Digital Microfluidic Biochips (Hardcover, 1st ed. 2019): Oliver Keszocze, Robert Wille, Rolf Drechsler Exact Design of Digital Microfluidic Biochips (Hardcover, 1st ed. 2019)
Oliver Keszocze, Robert Wille, Rolf Drechsler
R2,861 Discovery Miles 28 610 Ships in 10 - 15 working days

This book presents exact, that is minimal, solutions to individual steps in the design process for Digital Microfluidic Biochips (DMFBs), as well as a one-pass approach that combines all these steps in a single process. All of the approaches discussed are based on a formal model that can easily be extended to cope with further design problems. In addition to the exact methods, heuristic approaches are provided and the complexity classes of various design problems are determined. Presents exact methods to tackle a variety of design problems for Digital Microfluidic Biochips (DMFBs); Describes an holistic, one-pass approach solving different design steps all at once; Based on a formal model of DMFBs that is easily adaptable to deal with further design tasks.

Embedded Systems Design with Special Arithmetic and Number Systems (Hardcover, 1st ed. 2017): Amir Sabbagh Molahosseini, Leonel... Embedded Systems Design with Special Arithmetic and Number Systems (Hardcover, 1st ed. 2017)
Amir Sabbagh Molahosseini, Leonel Seabra de Sousa, Chip-Hong Chang
R4,873 R3,728 Discovery Miles 37 280 Save R1,145 (23%) Ships in 12 - 19 working days

This book introduces readers to alternative approaches to designing efficient embedded systems using unconventional number systems. The authors describe various systems that can be used for designing efficient embedded and application-specific processors, such as Residue Number System, Logarithmic Number System, Redundant Binary Number System Double-Base Number System, Decimal Floating Point Number System and Continuous Valued Number System. Readers will learn the strategies and trade-offs of using unconventional number systems in application-specific processors and be able to apply and design appropriate arithmetic operations from these number systems to boost the performance of digital systems.

Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design (Hardcover, 2015 ed.): Weiwei Chen Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design (Hardcover, 2015 ed.)
Weiwei Chen
R2,867 Discovery Miles 28 670 Ships in 10 - 15 working days

This book offers readers a set of new approaches and tools a set of tools and techniques for facing challenges in parallelization with design of embedded systems. It provides an advanced parallel simulation infrastructure for efficient and effective system-level model validation and development so as to build better products in less time. Since parallel discrete event simulation (PDES) has the potential to exploit the underlying parallel computational capability in today's multi-core simulation hosts, the author begins by reviewing the parallelization of discrete event simulation, identifying problems and solutions. She then describes out-of-order parallel discrete event simulation (OoO PDES), a novel approach for efficient validation of system-level designs by aggressively exploiting the parallel capabilities of todays' multi-core PCs. This approach enables readers to design simulators that can fully exploit the parallel processing capability of the multi-core system to achieve fast speed simulation, without loss of simulation and timing accuracy. Based on this parallel simulation infrastructure, the author further describes automatic approaches that help the designer quickly to narrow down the debugging targets in faulty ESL models with parallelism.

Advances in High Performance Computing - Proceedings of the NATO Advanced Research Workshop on High Performance Computing -... Advances in High Performance Computing - Proceedings of the NATO Advanced Research Workshop on High Performance Computing - Technology and Applications, Cetraro, Italy, 24-26 June 1996 (Hardcover)
Lucio Grandinetti, Etc
R2,690 Discovery Miles 26 900 Ships in 10 - 15 working days

The book discusses some key scientific and technological developments in high performance computing, identifies significant trends, and defines desirable research objectives. It covers general concepts and emerging systems, software technology, algorithms and applications. Coverage includes hardware, software tools, networks and numerical methods, new computer architectures, and a discussion of future trends. Beyond purely scientific/engineering computing, the book extends to coverage of enterprise-wide, commercial applications, including papers on performance and scalability of database servers and Oracle DBM systems. Audience: Most papers are research level, but some are suitable for computer literate managers and technicians, making the book useful to users of commercial parallel computers.

Model Engineering in Mixed-Signal Circuit Design - A Guide to Generating Accurate Behavioral Models in VHDL-AMS (Hardcover,... Model Engineering in Mixed-Signal Circuit Design - A Guide to Generating Accurate Behavioral Models in VHDL-AMS (Hardcover, 2001 ed.)
Sorin Alexander Huss
R4,450 Discovery Miles 44 500 Ships in 10 - 15 working days

For the first time, this up-to-date text combines the main issues of the hardware description language VHDL-AMS aimed at model representation of mixed-signal circuits and systems, characterization methods and tools for the extraction of model parameters, and modelling methodologies for accurate high-level behavioural models.

Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures (Hardcover, 2013 ed.): Umit Y. Ogras, Radu... Modeling, Analysis and Optimization of Network-on-Chip Communication Architectures (Hardcover, 2013 ed.)
Umit Y. Ogras, Radu Marculescu
R3,485 Discovery Miles 34 850 Ships in 12 - 19 working days

Traditionally, design space exploration for Systems-on-Chip (SoCs) has focused on the computational aspects of the problem at hand. However, as the number of components on a single chip and their performance continue to increase, the communication architecture plays a major role in the area, performance and energy consumption of the overall system. As a result, a shift from computation-based to communication-based design becomes mandatory. Towards this end, network-on-chip (NoC) communication architectures have emerged recently as a promising alternative to classical bus and point-to-point communication architectures.

In this dissertation, we study outstanding research problems related to modeling, analysis and optimization of NoC communication architectures. More precisely, we present novel design methodologies, software tools and FPGA prototypes to aid the design of application-specific NoCs.

Simulation and Optimization of Digital Circuits - Considering and Mitigating Destabilizing Factors (Hardcover, 1st ed. 2018):... Simulation and Optimization of Digital Circuits - Considering and Mitigating Destabilizing Factors (Hardcover, 1st ed. 2018)
Vazgen Melikyan
R2,929 Discovery Miles 29 290 Ships in 10 - 15 working days

This book describes new, fuzzy logic-based mathematical apparatus, which enable readers to work with continuous variables, while implementing whole circuit simulations with speed, similar to gate-level simulators and accuracy, similar to circuit-level simulators. The author demonstrates newly developed principles of digital integrated circuit simulation and optimization that take into consideration various external and internal destabilizing factors, influencing the operation of digital ICs. The discussion includes factors including radiation, ambient temperature, electromagnetic fields, and climatic conditions, as well as non-ideality of interconnects and power rails.

Task Scheduling for Multi-core and Parallel Architectures - Challenges, Solutions and Perspectives (Hardcover, 1st ed. 2017):... Task Scheduling for Multi-core and Parallel Architectures - Challenges, Solutions and Perspectives (Hardcover, 1st ed. 2017)
Quan Chen, Minyi Guo
R4,259 Discovery Miles 42 590 Ships in 12 - 19 working days

This book presents task-scheduling techniques for emerging complex parallel architectures including heterogeneous multi-core architectures, warehouse-scale datacenters, and distributed big data processing systems. The demand for high computational capacity has led to the growing popularity of multicore processors, which have become the mainstream in both the research and real-world settings. Yet to date, there is no book exploring the current task-scheduling techniques for the emerging complex parallel architectures. Addressing this gap, the book discusses state-of-the-art task-scheduling techniques that are optimized for different architectures, and which can be directly applied in real parallel systems. Further, the book provides an overview of the latest advances in task-scheduling policies in parallel architectures, and will help readers understand and overcome current and emerging issues in this field.

The Windows Serial Port Programming Handbook (Paperback): Ying Bai The Windows Serial Port Programming Handbook (Paperback)
Ying Bai
R1,970 Discovery Miles 19 700 Ships in 12 - 19 working days

The popularity of serial communications demands that additional serial port interfaces be developed to meet the expanding requirements of users. The Windows Serial Port Programming Handbook illustrates the principles and methods of developing various serial port interfaces using multiple languages. This comprehensive, hands-on, and practical guide to serial interface programming enables you to develop sophisticated interfaces and apply them in real-world applications. Each chapter addresses a language and how it can be applied in the development of serial port interfaces. The seven languages discussed are: ANSI C Visual C++ Visual Basic LabVIEW MATLAB Smalltalk Java Step by step and line by line, the Handbook clearly explains the interfacing techniques used for each different language in the serial port communication. Examples from actual systems have been compiled and debugged, with detailed source code for each included on an accompanying CD-ROM.

Networks on Chip (Hardcover, 2003 ed.): Axel Jantsch, Hannu Tenhunen Networks on Chip (Hardcover, 2003 ed.)
Axel Jantsch, Hannu Tenhunen
R4,647 Discovery Miles 46 470 Ships in 12 - 19 working days

Networks on Chip presents a variety of topics, problems and approaches with the common theme to systematically organize the on-chip communication in the form of a regular, shared communication network on chip, an NoC for short.

As the number of processor cores and IP blocks integrated on a single chip is steadily growing, a systematic approach to design the communication infrastructure becomes necessary. Different variants of packed switched on-chip networks have been proposed by several groups during the past two years. This book summarizes the state of the art of these efforts and discusses the major issues from the physical integration to architecture to operating systems and application interfaces. It also provides a guideline and vision about the direction this field is moving to. Moreover, the book outlines the consequences of adopting design platforms based on packet switched network. The consequences may in fact be far reaching because many of the topics of distributed systems, distributed real-time systems, fault tolerant systems, parallel computer architecture, parallel programming as well as traditional system-on-chip issues will appear relevant but within the constraints of a single chip VLSI implementation.

The book is organized in three parts. The first deals with system design and methodology issues. The second presents problems and solutions concerning the hardware and the basic communication infrastructure. Finally, the third part covers operating system, embedded software and application. However, communication from the physical to the application level is a central theme throughout the book.

The book serves as an excellent reference source and may be usedas a text for advanced courses on the subject.

The Sourcebook of Parallel Computing (Hardcover, New): Jack Dongarra, Ian Foster, Geoffrey C. Fox, William Gropp, Ken Kennedy,... The Sourcebook of Parallel Computing (Hardcover, New)
Jack Dongarra, Ian Foster, Geoffrey C. Fox, William Gropp, Ken Kennedy, …
R2,109 Discovery Miles 21 090 Ships in 12 - 19 working days


Parallel Computing is a compelling vision of how computation can seamlessly scale from a single processor to virtually limitless computing power. Unfortunately, the scaling of application performance has not matched peak speed, and the programming burden for these machines remains heavy. The applications must be programmed to exploit parallelism in the most efficient way possible. Today, the responsibility for achieving the vision of scalable parallelism remains in the hands of the application developer.


This book represents the collected knowledge and experience of over 60 leading parallel computing researchers. They offer students, scientists and engineers a complete sourcebook with solid coverage of parallel computing hardware, programming considerations, algorithms, software and enabling technologies, as well as several parallel application case studies. The Sourcebook of Parallel Computing offers extensive tutorials and detailed documentation of the advanced strategies produced by research over the last two decades
application case studies. The Sourcebook of Parallel Computing offers extensive tutorials and detailed documentation of the advanced strategies produced by research over the last two decades
* Provides a solid background in parallel computing technologies
* Examines the technologies available and teaches students and practitioners how to select and apply them
* Presents case studies in a range of application areas including Chemistry, Image Processing, Data Mining, Ocean Modeling and Earthquake Simulation
* Considers the future development of parallel computing technologies and the kinds of applications they will support

System-Level Validation - High-Level Modeling and Directed Test Generation Techniques (Hardcover, 2013): Mingsong Chen, Xiaoke... System-Level Validation - High-Level Modeling and Directed Test Generation Techniques (Hardcover, 2013)
Mingsong Chen, Xiaoke Qin, Heon-Mo Koo, Prabhat Mishra
R3,864 R3,581 Discovery Miles 35 810 Save R283 (7%) Ships in 12 - 19 working days

This book covers state-of-the art techniques for high-level modeling and validation of complex hardware/software systems, including those with multicore architectures. Readers will learn to avoid time-consuming and error-prone validation from the comprehensive coverage of system-level validation, including high-level modeling of designs and faults, automated generation of directed tests, and efficient validation methodology using directed tests and assertions. The methodologies described in this book will help designers to improve the quality of their validation, performing as much validation as possible in the early stages of the design, while reducing the overall validation effort and cost.

Free Delivery
Pinterest Twitter Facebook Google+
You may like...
Pyomo - Optimization Modeling in Python
Michael L. Bynum, Gabriel A. Hackebeil, … Hardcover R1,906 Discovery Miles 19 060
Time-dependent Problems in Imaging and…
Barbara Kaltenbacher, Thomas Schuster, … Hardcover R4,265 Discovery Miles 42 650
Advances in Time Series Analysis and…
Ignacio Rojas, Hector Pomares, … Hardcover R2,944 Discovery Miles 29 440
MATLAB Guide to Finite Elements - An…
Peter I. Kattan Hardcover R4,605 Discovery Miles 46 050
Scientific Computing and Algorithms in…
Michael Griebel, Anton Schuller, … Hardcover R4,396 Discovery Miles 43 960
Evolutionary Statistical Procedures - An…
Roberto Baragona, Francesco Battaglia, … Hardcover R2,912 Discovery Miles 29 120
An Introduction to Clustering with R
Paolo Giordani, Maria Brigida Ferraro, … Hardcover R4,252 Discovery Miles 42 520
R for SAS and SPSS Users
Robert A. Muenchen Hardcover R4,659 Discovery Miles 46 590
Programming for Computations - Python…
Svein Linge, Hans Petter Langtangen Hardcover R1,693 Discovery Miles 16 930
Monte Carlo Statistical Methods
Christian Robert, George Casella Hardcover R5,077 Discovery Miles 50 770

 

Partners