0
Your cart

Your cart is empty

Browse All Departments
Price
  • R100 - R250 (8)
  • R250 - R500 (38)
  • R500+ (3,161)
  • -
Status
Format
Author / Contributor
Publisher

Books > Computing & IT > Computer hardware & operating systems > Computer architecture & logic design

Machine Learning for Model Order Reduction (Hardcover, 1st ed. 2018): Khaled Salah Mohamed Machine Learning for Model Order Reduction (Hardcover, 1st ed. 2018)
Khaled Salah Mohamed
R3,365 Discovery Miles 33 650 Ships in 10 - 15 working days

This Book discusses machine learning for model order reduction, which can be used in modern VLSI design to predict the behavior of an electronic circuit, via mathematical models that predict behavior. The author describes techniques to reduce significantly the time required for simulations involving large-scale ordinary differential equations, which sometimes take several days or even weeks. This method is called model order reduction (MOR), which reduces the complexity of the original large system and generates a reduced-order model (ROM) to represent the original one. Readers will gain in-depth knowledge of machine learning and model order reduction concepts, the tradeoffs involved with using various algorithms, and how to apply the techniques presented to circuit simulations and numerical analysis. Introduces machine learning algorithms at the architecture level and the algorithm levels of abstraction; Describes new, hybrid solutions for model order reduction; Presents machine learning algorithms in depth, but simply; Uses real, industrial applications to verify algorithms.

High Performance Computing Systems and Applications (Hardcover, 1998 ed.): Jonathan Schaeffer High Performance Computing Systems and Applications (Hardcover, 1998 ed.)
Jonathan Schaeffer
R4,631 Discovery Miles 46 310 Ships in 10 - 15 working days

Major advances in computing are occurring at an ever-increasing pace. This is especially so in the area of high performance computing (HPC), where today's supercomputer is tomorrow's workstation. High Performance Computing Systems and Applications is a record of HPCS'98, the 12th annual Symposium on High Performance Computing Systems and Applications. The quality of the conference was significantly enhanced by the high proportion of keynote and invited speakers. This book presents the latest research in HPC architecture, networking, applications and tools. Of special note are the sections on computational biology and physics. High Performance Computing Systems and Applications is suitable as a secondary text for a graduate-level course on computer architecture and networking, and as a reference for researchers and practitioners in industry.

Approximate Arithmetic Circuit Architectures for FPGA-based Systems (Hardcover, 1st ed. 2023): Salim Ullah, Akash Kumar Approximate Arithmetic Circuit Architectures for FPGA-based Systems (Hardcover, 1st ed. 2023)
Salim Ullah, Akash Kumar
R2,353 Discovery Miles 23 530 Ships in 10 - 15 working days

This book presents various novel architectures for FPGA-optimized accurate and approximate operators, their detailed accuracy and performance analysis, various techniques to model the behavior of approximate operators, and thorough application-level analysis to evaluate the impact of approximations on the final output quality and performance metrics. As multiplication is one of the most commonly used and computationally expensive operations in various error-resilient applications such as digital signal and image processing and machine learning algorithms, this book particularly focuses on this operation. The book starts by elaborating on the various sources of error resilience and opportunities available for approximations on various layers of the computation stack. It then provides a detailed description of the state-of-the-art approximate computing-related works and highlights their limitations.

Model-Based Design of Adaptive Embedded Systems (Hardcover, 2013 ed.): Twan Basten, Roelof Hamberg, Frans Reckers, Jacques... Model-Based Design of Adaptive Embedded Systems (Hardcover, 2013 ed.)
Twan Basten, Roelof Hamberg, Frans Reckers, Jacques Verriet
R4,826 R3,681 Discovery Miles 36 810 Save R1,145 (24%) Ships in 12 - 19 working days

This book describes model-based development of adaptive embedded systems, which enable improved functionality using the same resources. The techniques presented facilitate design from a higher level of abstraction, focusing on the problem domain rather than on the solution domain, thereby increasing development efficiency. Models are used to capture system specifications and to implement (manually or automatically) system functionality. The authors demonstrate the real impact of adaptivity on engineering of embedded systems by providing several industrial examples of the models used in the development of adaptive embedded systems.

Edsger Wybe Dijkstra - His Life, Work, and Legacy (Hardcover): Krzysztof R. Apt, Tony Hoare Edsger Wybe Dijkstra - His Life, Work, and Legacy (Hardcover)
Krzysztof R. Apt, Tony Hoare
R3,164 Discovery Miles 31 640 Ships in 10 - 15 working days

Edsger Wybe Dijkstra (1930-2002) was one of the most influential researchers in the history of computer science, making fundamental contributions to both the theory and practice of computing. Early in his career, he proposed the single-source shortest path algorithm, now commonly referred to as Dijkstra's algorithm. He wrote (with Jaap Zonneveld) the first ALGOL 60 compiler, and designed and implemented with his colleagues the influential THE operating system. Dijkstra invented the field of concurrent algorithms, with concepts such as mutual exclusion, deadlock detection, and synchronization. A prolific writer and forceful proponent of the concept of structured programming, he convincingly argued against the use of the Go To statement. In 1972 he was awarded the ACM Turing Award for "fundamental contributions to programming as a high, intellectual challenge; for eloquent insistence and practical demonstration that programs should be composed correctly, not just debugged into correctness; for illuminating perception of problems at the foundations of program design." Subsequently he invented the concept of self-stabilization relevant to fault-tolerant computing. He also devised an elegant language for nondeterministic programming and its weakest precondition semantics, featured in his influential 1976 book A Discipline of Programming in which he advocated the development of programs in concert with their correctness proofs. In the later stages of his life, he devoted much attention to the development and presentation of mathematical proofs, providing further support to his long-held view that the programming process should be viewed as a mathematical activity. In this unique new book, 31 computer scientists, including five recipients of the Turing Award, present and discuss Dijkstra's numerous contributions to computing science and assess their impact. Several authors knew Dijkstra as a friend, teacher, lecturer, or colleague. Their biographical essays and tributes provide a fascinating multi-author picture of Dijkstra, from the early days of his career up to the end of his life.

Software Engineering for Parallel and Distributed Systems (Hardcover, 1996 ed.): Innes Jelly, Ian Gorton, Peter Croll Software Engineering for Parallel and Distributed Systems (Hardcover, 1996 ed.)
Innes Jelly, Ian Gorton, Peter Croll
R5,771 Discovery Miles 57 710 Ships in 10 - 15 working days

A wide range of modern computer applications require the performance and flexibility of parallel and distributed systems. Better software support is required if the technical advances in these systems are to be fully exploited by commerce and industry. This involves the provision of specialised techniques and tools as well as the integration of standard software engineering methods. This book will reflect current advances in this area, and will address issues of theory and practice with contributions from academia and industry. It is the aim of the book to provide a focus for information on this developing which will be of use to both researchers and practitioners.

Testing of Interposer-Based 2.5D Integrated Circuits (Hardcover, 1st ed. 2017): Ran Wang, Krishnendu Chakrabarty Testing of Interposer-Based 2.5D Integrated Circuits (Hardcover, 1st ed. 2017)
Ran Wang, Krishnendu Chakrabarty
R3,494 Discovery Miles 34 940 Ships in 12 - 19 working days

This book provides readers with an insightful guide to the design, testing and optimization of 2.5D integrated circuits. The authors describe a set of design-for-test methods to address various challenges posed by the new generation of 2.5D ICs, including pre-bond testing of the silicon interposer, at-speed interconnect testing, built-in self-test architecture, extest scheduling, and a programmable method for low-power scan shift in SoC dies. This book covers many testing techniques that have already been used in mainstream semiconductor companies. Readers will benefit from an in-depth look at test-technology solutions that are needed to make 2.5D ICs a reality and commercially viable.

Advances in Quantum Flux Parametron Computer Design (Hardcover): E. Goto, Etc, Y. Wada, K.F. Loe Advances in Quantum Flux Parametron Computer Design (Hardcover)
E. Goto, Etc, Y. Wada, K.F. Loe
R2,263 Discovery Miles 22 630 Ships in 12 - 19 working days

This volume reports new developments on work in the quantum flux parametron (QFP) project. It makes complete a series on Josephson supercomputers, which includes four earlier volumes, also published by World Scientific. QFP technology has great potential especially in the design of computer architecture. It is regarded as being able to go beyond the horizon of current technology, and is a leading direction for the advancement of computer technology in the next decade.

The MIPS-X RISC Microprocessor (Hardcover, 1989 ed.): Paul Chow The MIPS-X RISC Microprocessor (Hardcover, 1989 ed.)
Paul Chow
R4,495 Discovery Miles 44 950 Ships in 10 - 15 working days

The first Stanford MIPS project started as a special graduate course in 1981. That project produced working silicon in 1983 and a prototype for running small programs in early 1984. After that, we declared it a success and decided to move on to the next project-MIPS-X. This book is the final and complete word on MIPS-X. The initial design of MIPS-X was formulated in 1984 beginning in the Spring. At that time, we were unsure that RISe technology was going to have the industrial impact that we felt it should. We also knew of a number of architectural and implementation flaws in the Stanford MIPS machine. We believed that a new processor could achieve a performance level of over 10 times a VAX 11/780, and that a microprocessor of this performance level would convince academic skeptics of the value of the RISe approach. We were concerned that the flaws in the original RISe design might overshadow the core ideas, or that attempts to industrialize the technology would repeat the mistakes of the first generation designs. MIPS-X was targeted to eliminate the flaws in the first generation de signs and to boost the performance level by over a factor of five."

Formal Verification of Simulink/Stateflow Diagrams - A Deductive Approach (Hardcover, 1st ed. 2017): Naijun Zhan, Shuling Wang,... Formal Verification of Simulink/Stateflow Diagrams - A Deductive Approach (Hardcover, 1st ed. 2017)
Naijun Zhan, Shuling Wang, Hengjun Zhao
R3,929 Discovery Miles 39 290 Ships in 12 - 19 working days

This book presents a state-of-the-art technique for formal verification of continuous-time Simulink/Stateflow diagrams, featuring an expressive hybrid system modelling language, a powerful specification logic and deduction-based verification approach, and some impressive, realistic case studies. Readers will learn the HCSP/HHL-based deductive method and the use of corresponding tools for formal verification of Simulink/Stateflow diagrams. They will also gain some basic ideas about fundamental elements of formal methods such as formal syntax and semantics, and especially the common techniques applied in formal modelling and verification of hybrid systems. By investigating the successful case studies, readers will realize how to apply the pure theory and techniques to real applications, and hopefully will be inspired to start to use the proposed approach, or even develop their own formal methods in their future work.

Hardware Supply Chain Security - Threat Modelling, Emerging Attacks and Countermeasures (Hardcover, 1st ed. 2021): Basel Halak Hardware Supply Chain Security - Threat Modelling, Emerging Attacks and Countermeasures (Hardcover, 1st ed. 2021)
Basel Halak
R3,379 Discovery Miles 33 790 Ships in 10 - 15 working days

This book presents a new threat modelling approach that specifically targets the hardware supply chain, covering security risks throughout the lifecycle of an electronic system. The authors present a case study on a new type of security attack, which combines two forms of attack mechanisms from two different stages of the IC supply chain. More specifically, this attack targets the newly developed, light cipher (Ascon) and demonstrates how it can be broken easily, when its implementation is compromised with a hardware Trojan. This book also discusses emerging countermeasures, including anti-counterfeit design techniques for resources constrained devices and anomaly detection methods for embedded systems.

Design of Energy-Efficient Application-Specific Instruction Set Processors (Hardcover, 2004 ed.): Tilman Gloekler, Heinrich Meyr Design of Energy-Efficient Application-Specific Instruction Set Processors (Hardcover, 2004 ed.)
Tilman Gloekler, Heinrich Meyr
R3,020 Discovery Miles 30 200 Ships in 10 - 15 working days

After a brief introduction to low-power VLSI design, the design space of ASIP instruction set architectures (ISAs) is introduced with a special focus on important features for digital signal processing. Based on the degrees of freedom offered by this design space, a consistent ASIP design flow is proposed: this design flow starts with a given application and uses incremental optimization of the ASIP hardware, of ASIP coprocessors and of the ASIP software by using a top-down approach and by applying application-specific modifications on all levels of design hierarchy. A broad range of real-world signal processing applications serves as vehicle to illustrate each design decision and provides a hands-on approach to ASIP design. Finally, two complete case studies demonstrate the feasibility and the efficiency of the proposed methodology and quantitatively evaluate the benefits of ASIPs in an industrial context.

Higher National Computing Tutor Resource Pack (Hardcover, 2nd edition): Howard Anderson, Sharon Yull, Bruce Hellingsworth Higher National Computing Tutor Resource Pack (Hardcover, 2nd edition)
Howard Anderson, Sharon Yull, Bruce Hellingsworth
R4,513 Discovery Miles 45 130 Ships in 12 - 19 working days

Used alongside the students' text, Higher National Computing 2nd edition, this pack offers a complete suite of lecturer resource material and photocopiable handouts for the compulsory core units of the new BTEC Higher Nationals in Computing and IT, including the four core units for HNC, the two additional core units required at HND, and the Core Specialist Unit 'Quality Systems', common to both certificate and diploma level.
The authors provide all the resources needed by a busy lecturer, as well as a bank of student-centred practical work and revision material, which will enable students to gain the skills, knowledge and understanding they require.
Also available as a web download for adopters, this pack will save a course team many hours' work preparing handouts and assignments, and is freely photocopiable within the purchasing institution. The pack includes:
* Exercises to support and develop work in the accompanying student text
* Planned projects which will enable students to display a wide range of skills and use their own initiative
* Assessment materials
* Reference material for use as hand-outs
* Background on running the new HNC / HND courses
* Tutor's notes supporting activities in the students' book and resource pack
* All the essential material for running a course in the 2003 Higher National Computing qualification from Edexcel
* Full coverage of the compulsory core units for both the HNC and HND
* Freely photocopiable within the purchasing institution with electronic files available to download from the web, this pack will save a course team many hours' work preparing handouts and assignments

ARIS - Business Process Frameworks (Hardcover, 3rd ed. 1999): August-Wilhelm Scheer ARIS - Business Process Frameworks (Hardcover, 3rd ed. 1999)
August-Wilhelm Scheer
R1,527 Discovery Miles 15 270 Ships in 10 - 15 working days

ARIS (Architecture of Integrated Information Systems) is a unique and internationally renowned method for optimizing business processes and implementing application systems. This book enhances the proven ARIS concept by describing product flows and explaining how to classify modern software concepts. The importance of the link between business process organization and strategic management is stressed. Bridging the gap between the different approaches in business theory and information technology, the ARIS concept provides a full-circle approach - from the organizational design of business processes to IT implementation. Featuring SAP R/3 as well, real-world examples of various standard software solutions illustrate these concepts.

Loop Tiling for Parallelism (Hardcover, 2000 ed.): Jingling Xue Loop Tiling for Parallelism (Hardcover, 2000 ed.)
Jingling Xue
R4,507 Discovery Miles 45 070 Ships in 10 - 15 working days

Loop tiling, as one of the most important compiler optimizations, is beneficial for both parallel machines and uniprocessors with a memory hierarchy. This book explores the use of loop tiling for reducing communication cost and improving parallelism for distributed memory machines. The author provides mathematical foundations, investigates loop permutability in the framework of nonsingular loop transformations, discusses the necessary machineries required, and presents state-of-the-art results for finding communication- and time-minimal tiling choices. Throughout the book, theorems and algorithms are illustrated with numerous examples and diagrams. The techniques presented in Loop Tiling for Parallelism can be adapted to work for a cluster of workstations, and are also directly applicable to shared-memory machines once the machines are modeled as BSP (Bulk Synchronous Parallel) machines. Features and key topics: Detailed review of the mathematical foundations, including convex polyhedra and cones; Self-contained treatment of nonsingular loop transformations, code generation, and full loop permutability; Tiling loop nests by rectangles and parallelepipeds, including their mathematical definition, dependence analysis, legality test, and code generation; A complete suite of techniques for generating SPMD code for a tiled loop nest; Up-to-date results on tile size and shape selection for reducing communication and improving parallelism; End-of-chapter references for further reading. Researchers and practitioners involved in optimizing compilers and students in advanced computer architecture studies will find this a lucid and well-presented reference work with numerous citations to original sources.

Engineering Applications of FPGAs - Chaotic Systems, Artificial Neural Networks, Random Number Generators, and Secure... Engineering Applications of FPGAs - Chaotic Systems, Artificial Neural Networks, Random Number Generators, and Secure Communication Systems (Hardcover, 1st ed. 2016)
Esteban Tlelo-Cuautle, Jose de Jesus Rangel-Magdaleno, Luis Gerardo de la Fraga
R4,231 Discovery Miles 42 310 Ships in 12 - 19 working days

This book offers readers a clear guide to implementing engineering applications with FPGAs, from the mathematical description to the hardware synthesis, including discussion of VHDL programming and co-simulation issues. Coverage includes FPGA realizations such as: chaos generators that are described from their mathematical models; artificial neural networks (ANNs) to predict chaotic time series, for which a discussion of different ANN topologies is included, with different learning techniques and activation functions; random number generators (RNGs) that are realized using different chaos generators, and discussions of their maximum Lyapunov exponent values and entropies. Finally, optimized chaotic oscillators are synchronized and realized to implement a secure communication system that processes black and white and grey-scale images. In each application, readers will find VHDL programming guidelines and computer arithmetic issues, along with co-simulation examples with Active-HDL and Simulink.The whole book provides a practical guide to implementing a variety of engineering applications from VHDL programming and co-simulation issues, to FPGA realizations of chaos generators, ANNs for chaotic time-series prediction, RNGs and chaotic secure communications for image transmission.

Languages, Design Methods, and Tools for Electronic System Design - Selected Contributions from FDL 2013 (Hardcover, 2015 ed.):... Languages, Design Methods, and Tools for Electronic System Design - Selected Contributions from FDL 2013 (Hardcover, 2015 ed.)
Marie-Minerve Louerat, Torsten Maehne
R4,229 R3,659 Discovery Miles 36 590 Save R570 (13%) Ships in 12 - 19 working days

This book brings together a selection of the best papers from the sixteenth edition of the Forum on specification and Design Languages Conference (FDL), which was held in September 2013 in Paris, France. FDL is a well-established international forum devoted to dissemination of research results, practical experiences and new ideas in the application of specification, design and verification languages to the design, modeling and verification of integrated circuits, complex hardware/software embedded systems and mixed-technology systems.


LDAP Metadirectory Provisioning Methodology - a step by step method to implementing LDAP based metadirectory provisioning... LDAP Metadirectory Provisioning Methodology - a step by step method to implementing LDAP based metadirectory provisioning (Hardcover)
Marlin Pohlman
R1,227 R1,055 Discovery Miles 10 550 Save R172 (14%) Ships in 10 - 15 working days

This work provides system architects a methodology for the implementation of x.500 and LDAP based metadirectory provisioning systems. In addition this work assists in the business process analysis that accompanies any deployment. DOC Safe Harbor

Adaptive Digital Circuits for Power-Performance Range beyond Wide Voltage Scaling - From the Clock Path to the Data Path... Adaptive Digital Circuits for Power-Performance Range beyond Wide Voltage Scaling - From the Clock Path to the Data Path (Hardcover, 1st ed. 2020)
Saurabh Jain, Longyang Lin, Massimo Alioto
R2,628 Discovery Miles 26 280 Ships in 10 - 15 working days

This book offers the first comprehensive coverage of digital design techniques to expand the power-performance tradeoff well beyond that allowed by conventional wide voltage scaling. Compared to conventional fixed designs, the approach described in this book makes digital circuits more versatile and adaptive, allowing simultaneous optimization at both ends of the power-performance spectrum. Drop-in solutions for fully automated and low-effort design based on commercial CAD tools are discussed extensively for processors, accelerators and on-chip memories, and are applicable to prominent applications (e.g., IoT, AI, wearables, biomedical). Through the higher power-performance versatility techniques described in this book, readers are enabled to reduce the design effort through reuse of the same digital design instance, across a wide range of applications. All concepts the authors discuss are demonstrated by dedicated testchip designs and experimental results. To make the results immediately usable by the reader, all the scripts necessary to create automated design flows based on commercial tools are provided and explained.

Scheduling in Parallel Computing Systems - Fuzzy and Annealing Techniques (Hardcover, 1999 ed.): Shaharuddin Salleh, Albert Y.... Scheduling in Parallel Computing Systems - Fuzzy and Annealing Techniques (Hardcover, 1999 ed.)
Shaharuddin Salleh, Albert Y. Zomaya
R4,452 Discovery Miles 44 520 Ships in 10 - 15 working days

Scheduling in Parallel Computing Systems: Fuzzy and Annealing Techniques advocates the viability of using fuzzy and annealing methods in solving scheduling problems for parallel computing systems. The book proposes new techniques for both static and dynamic scheduling, using emerging paradigms that are inspired by natural phenomena such as fuzzy logic, mean-field annealing, and simulated annealing. Systems that are designed using such techniques are often referred to in the literature as intelligent' because of their capability to adapt to sudden changes in their environments. Moreover, most of these changes cannot be anticipated in advance or included in the original design of the system. Scheduling in Parallel Computing Systems: Fuzzy and Annealing Techniques provides results that prove such approaches can become viable alternatives to orthodox solutions to the scheduling problem, which are mostly based on heuristics. Although heuristics are robust and reliable when solving certain instances of the scheduling problem, they do not perform well when one needs to obtain solutions to general forms of the scheduling problem. On the other hand, techniques inspired by natural phenomena have been successfully applied for solving a wide range of combinatorial optimization problems (e.g. traveling salesman, graph partitioning). The success of these methods motivated their use in this book to solve scheduling problems that are known to be formidable combinatorial problems. Scheduling in Parallel Computing Systems: Fuzzy and Annealing Techniques is an excellent reference and may be used for advanced courses on the topic.

Input/Output in Parallel and Distributed Computer Systems (Hardcover, 1996 ed.): Ravi Jain, John Werth, James C. Browne Input/Output in Parallel and Distributed Computer Systems (Hardcover, 1996 ed.)
Ravi Jain, John Werth, James C. Browne
R5,816 Discovery Miles 58 160 Ships in 10 - 15 working days

Input/Output in Parallel and Distributed Computer Systems has attracted increasing attention over the last few years, as it has become apparent that input/output performance, rather than CPU performance, may be the key limiting factor in the performance of future systems. This I/O bottleneck is caused by the increasing speed mismatch between processing units and storage devices, the use of multiple processors operating simultaneously in parallel and distributed systems, and by the increasing I/O demands of new classes of applications, like multimedia. It is also important to note that, to varying degrees, the I/O bottleneck exists at multiple levels of the memory hierarchy. All indications are that the I/O bottleneck will be with us for some time to come, and is likely to increase in importance. Input/Output in Parallel and Distributed Computer Systems is based on papers presented at the 1994 and 1995 IOPADS workshops held in conjunction with the International Parallel Processing Symposium. This book is divided into three parts. Part I, the Introduction, contains four invited chapters which provide a tutorial survey of I/O issues in parallel and distributed systems. The chapters in Parts II and III contain selected research papers from the 1994 and 1995 IOPADS workshops; many of these papers have been substantially revised and updated for inclusion in this volume. Part II collects the papers from both years which deal with various aspects of system software, and Part III addresses architectural issues. Input/Output in Parallel and Distributed Computer Systems is suitable as a secondary text for graduate level courses in computer architecture, software engineering, and multimedia systems, and as a reference for researchers and practitioners in industry.

Hardware Security Primitives (Hardcover, 1st ed. 2023): Mark Tehranipoor, Nitin Pundir, Nidish Vashistha, Farimah Farahmandi Hardware Security Primitives (Hardcover, 1st ed. 2023)
Mark Tehranipoor, Nitin Pundir, Nidish Vashistha, Farimah Farahmandi
R3,171 Discovery Miles 31 710 Ships in 10 - 15 working days

This book provides an overview of current hardware security primitives, their design considerations, and applications. The authors provide a comprehensive introduction to a broad spectrum (digital and analog) of hardware security primitives and their applications for securing modern devices. Readers will be enabled to understand the various methods for exploiting intrinsic manufacturing and temporal variations in silicon devices to create strong security primitives and solutions. This book will benefit SoC designers and researchers in designing secure, reliable, and trustworthy hardware. Provides guidance and security engineers for protecting their hardware designs; Covers a variety digital and analog hardware security primitives and applications for securing modern devices; Helps readers understand PUF, TRNGs, silicon odometer, and cryptographic hardware design for system security.

Languages, Compilers and Run-Time Systems for Scalable Computers (Hardcover, 1996 ed.): Boleslaw K. Szymanski, Balaram Sinharoy Languages, Compilers and Run-Time Systems for Scalable Computers (Hardcover, 1996 ed.)
Boleslaw K. Szymanski, Balaram Sinharoy
R4,552 Discovery Miles 45 520 Ships in 10 - 15 working days

Language, Compilers and Run-time Systems for Scalable Computers contains 20 articles based on presentations given at the third workshop of the same title, and 13 extended abstracts from the poster session. Starting with new developments in classical problems of parallel compiler design, such as dependence analysis and an exploration of loop parallelism, the book goes on to address the issues of compiler strategy for specific architectures and programming environments. Several chapters investigate support for multi-threading, object orientation, irregular computation, locality enhancement, and communication optimization. Issues of the interface between language and operating system support are also discussed. Finally, the load balance issues are discussed in different contexts, including sparse matrix computation and iteratively balanced adaptive solvers for partial differential equations. Some additional topics are also discussed in the extended abstracts. Each chapter provides a bibliography of relevant papers and the book can thus be used as a reference to the most up-to-date research in parallel software engineering.

FPGA Prototyping by VHDL Examples - Xilinx MicroBlaze MCS SoC (Hardcover, 2nd Edition): PP Chu FPGA Prototyping by VHDL Examples - Xilinx MicroBlaze MCS SoC (Hardcover, 2nd Edition)
PP Chu
R2,769 Discovery Miles 27 690 Ships in 12 - 19 working days

A hands-on introduction to FPGA prototyping and SoC design This Second Edition of the popular book follows the same "learning-by-doing" approach to teach the fundamentals and practices of VHDL synthesis and FPGA prototyping. It uses a coherent series of examples to demonstrate the process to develop sophisticated digital circuits and IP (intellectual property) cores, integrate them into an SoC (system on a chip) framework, realize the system on an FPGA prototyping board, and verify the hardware and software operation. The examples start with simple gate-level circuits, progress gradually through the RT (register transfer) level modules, and lead to a functional embedded system with custom I/O peripherals and hardware accelerators. Although it is an introductory text, the examples are developed in a rigorous manner, and the derivations follow strict design guidelines and coding practices used for large, complex digital systems. The new edition is completely updated. It presents the hardware design in the SoC context and introduces the hardware-software co-design concept. Instead of treating examples as isolated entities, the book integrates them into a single coherent SoC platform that allows readers to explore both hardware and software "programmability" and develop complex and interesting embedded system projects. The revised edition: Adds four general-purpose IP cores, which are multi-channel PWM (pulse width modulation) controller, I2C controller, SPI controller, and XADC (Xilinx analog-to-digital converter) controller. Introduces a music synthesizer constructed with a DDFS (direct digital frequency synthesis) module and an ADSR (attack-decay-sustain-release) envelop generator. Expands the original video controller into a complete stream-based video subsystem that incorporates a video synchronization circuit, a test pattern generator, an OSD (on-screen display) controller, a sprite generator, and a frame buffer. Introduces basic concepts of software-hardware co-design with Xilinx MicroBlaze MCS soft-core processor. Provides an overview of bus interconnect and interface circuit. Introduces basic embedded system software development. Suggests additional modules and peripherals for interesting and challenging projects. The FPGA Prototyping by VHDL Examples, Second Edition makes a natural companion text for introductory and advanced digital design courses and embedded system course. It also serves as an ideal self-teaching guide for practicing engineers who wish to learn more about this emerging area of interest.

Fog Computing, Deep Learning and Big Data Analytics-Research Directions (Hardcover, 1st ed. 2019): C.S.R. Prabhu Fog Computing, Deep Learning and Big Data Analytics-Research Directions (Hardcover, 1st ed. 2019)
C.S.R. Prabhu
R4,102 Discovery Miles 41 020 Ships in 10 - 15 working days

This book provides a comprehensive picture of fog computing technology, including of fog architectures, latency aware application management issues with real time requirements, security and privacy issues and fog analytics, in wide ranging application scenarios such as M2M device communication, smart homes, smart vehicles, augmented reality and transportation management. This book explores the research issues involved in the application of traditional shallow machine learning and deep learning techniques to big data analytics. It surveys global research advances in extending the conventional unsupervised or clustering algorithms, extending supervised and semi-supervised algorithms and association rule mining algorithms to big data Scenarios. Further it discusses the deep learning applications of big data analytics to fields of computer vision and speech processing, and describes applications such as semantic indexing and data tagging. Lastly it identifies 25 unsolved research problems and research directions in fog computing, as well as in the context of applying deep learning techniques to big data analytics, such as dimensionality reduction in high-dimensional data and improved formulation of data abstractions along with possible directions for their solutions.

Free Delivery
Pinterest Twitter Facebook Google+
You may like...
Eigenvalue Problems: Algorithms…
Tetsuya Sakurai, Shao-Liang Zhang, … Hardcover R5,642 Discovery Miles 56 420
Statistical Signal Processing…
Swagata Nandi, Debasis Kundu Hardcover R3,395 Discovery Miles 33 950
CABology: Value of Cloud, Analytics and…
Nitin Upadhyay Hardcover R2,215 R1,826 Discovery Miles 18 260
Frontiers in Computational and Systems…
Jianfeng Feng, Wenjiang Fu, … Hardcover R4,433 Discovery Miles 44 330
The Theory of Queuing Systems with…
Alexander N. Dudin, Valentina I. Klimenok, … Hardcover R2,944 Discovery Miles 29 440
Statistical Analysis for…
Arnoldo Frigessi, Peter Buhlmann, … Hardcover R5,356 R5,009 Discovery Miles 50 090
Computer Mathematics - 9th Asian…
Ruyong Feng, Wen-shin Lee, … Hardcover R5,534 R3,866 Discovery Miles 38 660
Algebra, Geometry and Software Systems
Michael Joswig, Nobuki Takayama Hardcover R2,919 Discovery Miles 29 190
Statistical Analysis With Excel For…
J Schmuller Paperback R850 R784 Discovery Miles 7 840
Time Series Analysis and Forecasting…
Ignacio Rojas, Hector Pomares, … Hardcover R4,396 Discovery Miles 43 960

 

Partners