![]() |
![]() |
Your cart is empty |
||
Books > Professional & Technical > Electronics & communications engineering > Electronics engineering > Circuits & components
Microelectromechanical Systems (MEMS) stand poised for the next major breakthrough in the silicon revolution that began with the transistor in the 1960s and has revolutionized microelectronics. MEMS allow one to not only observe and process information of all types from small scale systems, but also to affect changes in systems and the environment at that scale. "RF MEMS Switches and Integrated Switching Circuits" builds on the extensive body of literature that exists in research papers on analytical and numerical modeling and design based on RF MEMS switches and micromachined switching circuits, and presents a unified framework of coverage. This volume includes, but is not limited to, RF MEMS approaches, developments from RF MEMS switches to RF switching circuits, and MEMS switch components in circuit systems. This book also: -Presents RF Switches and switching circuit MEMS devices in a unified framework covering all aspects of engineering innovation, design, modeling, fabrication, control and experimental implementation -Discusses RF switch devices in detail, with both system and component-level circuit integration using micro- and nano-fabrication techniques -Includes an emphasis on design innovation and experimental relevance rather than basic electromagnetic theory and device physics "RF MEMS Switches and Integrated Switching Circuits" is perfect for engineers, researchers and students working in the fields of MEMS, circuits and systems and RFs.
In three main divisions the book covers combinational circuits, latches, and asynchronous sequential circuits. Combinational circuits have no memorising ability, while sequential circuits have such an ability to various degrees. Latches are the simplest sequential circuits, ones with the shortest memory. The presentation is decidedly non-standard. The design of combinational circuits is discussed in an orthodox manner using normal forms and in an unorthodox manner using set-theoretical evaluation formulas relying heavily on Karnaugh maps. The latter approach allows for a new design technique called composition. Latches are covered very extensively. Their memory functions are expressed mathematically in a time-independent manner allowing the use of (normal, non-temporal) Boolean logic in their calculation. The theory of latches is then used as the basis for calculating asynchronous circuits. Asynchronous circuits are specified in a tree-representation, each internal node of the tree representing an internal latch of the circuit, the latches specified by the tree itself. The tree specification allows solutions of formidable problems such as algorithmic state assignment, finding equivalent states non-recursively, and verifying asynchronous circuits.
This book comprises selected peer-reviewed papers from the International Conference on VLSI, Signal Processing, Power Systems, Illumination and Lighting Control, Communication and Embedded Systems (VSPICE-2019). The contents are divided into five broad topics - VLSI and embedded systems, signal processing, power systems, illumination and control, and communication and networking. The book focuses on the latest innovations, trends, and challenges encountered in the different areas of electronics and communication, and electrical engineering. It also offers potential solutions and provides an insight into various emerging areas such as image fusion, bio-sensors, and underwater sensor networks. This book can prove to be useful for academics and professionals interested in the various sub-fields of electronics and communication engineering.
This book explores the direct thrust force control (DTFC) of tubular surface-mount linear permanent magnet synchronous motors (linear PMSMs). It presents a detailed account and analysis of several advanced nonlinear control schemes, based on the direct thrust control principle, to achieve a reduction in steady-state ripple in thrust force with faster transient response, and describes their experimental validation. It also provides rigorous details of the dynamic modelling of linear PMSMs from a control system perspective, and demonstrates the superior control performance of the proposed techniques compared to the current state-of-the-art techniques. Lastly, the book proposes and validates a stator flux observer for sensorless speed estimation comprising a linear state observer and an improved sliding mode component.
This book describes for readers a methodology for dynamic power estimation, using Transaction Level Modeling (TLM). The methodology exploits the existing tools for RTL simulation, design synthesis and SystemC prototyping to provide fast and accurate power estimation using Transaction Level Power Modeling (TLPM). Readers will benefit from this innovative way of evaluating power on a high level of abstraction, at an early stage of the product life cycle, decreasing the number of the expensive design iterations.
Customers increasingly expect products that are smaller, have improved functionality and reliabiltiy, and cost less. Minaturization and integration of mechanical, sensing, and control functions within confined spaces is becoming an important trend in designing new products in the automotive, biomedical, pharaceutical and telecommunications industries in particular. The International Precision Assembly Seminar (IPAS) is a premier international forum for reporting and discussing key technological developments in the field of mini and micro assembly automation. The contributions to the 3rd IPAS'2006 seminar have been grouped into 6 sections. Part 1 deals with new techniques for the handling and feeding of micro parts. Micro-robotics and robot applications for micro assembly are discussed in Part 2. An overview of different design and planning applications for microassembly is provided in Part 3. Part 4 is dedicated to reconfigurable and modular micro assembly systems and control applications. The economic aspects of microassembly including new business models are discussed in Part 5 while Part 6 presents specific technical solutions and microassembly applications.
This book explores the design implications of emerging, non-volatile memory (NVM) technologies on future computer memory hierarchy architecture designs. Since NVM technologies combine the speed of SRAM, the density of DRAM, and the non-volatility of Flash memory, they are very attractive as the basis for future universal memories. This book provides a holistic perspective on the topic, covering modeling, design, architecture and applications. The practical information included in this book will enable designers to exploit emerging memory technologies to improve significantly the performance/power/reliability of future, mainstream integrated circuits.
This work provides a comprehensive discussion of the bias dependence of equivalent circuit parameters for the three devices and an extensive discussion of temperature dependence. It: covers recess-etched MESFETs and self-aligned MESFETs with and without lightly-doped-drains and JFETs; analyzes GaAs-based pHEMTS and InP lattice-matched HEMT equivalent circuits; and describes a large-signal, temperature-dependent model extractor for A1GaAs-GaAs HBTs. The book is intended for circuit designers, process and device developers and test engineers.
In recent years, there has been considerable interest in highly integrated, low power, portable wireless devices. This monograph focuses on the problem of low power GFSK/GMSK modulation and presents an architectural approach for improved performance. Including several valuable tools for the practicing engineer.
Given the growing size and heterogeneity of Systems on Chip (SOC), the design process from initial specification to chip fabrication has become increasingly complex. This growing complexity provides incentive for designers to use high-level languages such as C, SystemC, and SystemVerilog for system-level design. While a major goal of these high-level languages is to enable verification at a higher level of abstraction, allowing early exploration of system-level designs, the focus so far for validation purposes has been on traditional testing techniques such as random testing and scenario-based testing. This book focuses on high-level verification, presenting a design methodology that relies upon advances in synthesis techniques as well as on incremental refinement of the design process. These refinements can be done manually or through elaboration tools. This book discusses verification of specific properties in designs written using high-level languages, as well as checking that the refined implementations are equivalent to their high-level specifications. The novelty of each of these techniques is that they use a combination of formal techniques to do scalable verification of system designs completely automatically. The verification techniques presented in this book include methods for verifying properties of high-level designs and methods for verifying that the translation from high-level design to a low-level Register Transfer Language (RTL) design preserves semantics. Used together, these techniques guarantee that properties verified in the high-level design are preserved through the translation to low-level RTL.
Wireless communication has emerged as an independent discipline in the past decades. Everything from cellular voice telephony to wireless data transmission using wireless sensor networks has profoundly impacted the safety, production, and productivity of industries and our lifestyle as well. After a decade of exponential growth, the wireless industry is one of the largest industries in the world. Therefore, it would be an injustice if the wireless communication is not explored for mining industry. Underground mines, which are characterized by their tough working conditions and hazardous environments, require fool-proof mine-wide communication systems for smooth functioning of mine workings and ensuring better safety. Proper and re- able communication systems not only save the machine breakdown time but also help in immediate passing of messages from the vicinity of underground working area to the surface for day-to-day normal mining operations as well as for speedy rescue operations in case of disaster. Therefore, a reliable and effective commu- cation system is an essential requisite for safe working, and maintaining requisite production and productivity of underground mines. Most of the existing systems generally available in underground mines are based on line (wired) communication principle, hence these are unable to withstand in the disaster conditions and dif?cult to deploy in inaccessible places. Therefore, wireless communication is an indispe- able, reliable, and convenient system and essential in case of day-to-day normal duty or disaster situations.
This book describes the computational challenges posed by the progression toward nanoscale electronic devices and increasingly short design cycles in the microelectronics industry, and proposes methods of model reduction which facilitate circuit and device simulation for specific tasks in the design cycle. The goal is to develop and compare methods for system reduction in the design of high dimensional nanoelectronic ICs, and to test these methods in the practice of semiconductor development. Six chapters describe the challenges for numerical simulation of nanoelectronic circuits and suggest model reduction methods for constituting equations. These include linear and nonlinear differential equations tailored to circuit equations and drift diffusion equations for semiconductor devices. The performance of these methods is illustrated with numerical experiments using real-world data. Readers will benefit from an up-to-date overview of the latest model reduction methods in computational nanoelectronics.
This book provides a complete overview of significant design challenges in respect to circuit miniaturization and power reduction of the neural recording system, along with circuit topologies, architecture trends, and (post-silicon) circuit optimization algorithms. The introduced novel circuits for signal conditioning, quantization, and classification, as well as system configurations focus on optimized power-per-area performance, from the spatial resolution (i.e. number of channels), feasible wireless data bandwidth and information quality to the delivered power of implantable system.
H-infinity engineering continues to establish itself as a discipline of applied mathematics. As such, this extensively illustrated monograph makes a significant application of H-infinity theory to electronic amplifier design, demonstrating how recent developments in H-infinity engineering equip amplifier designers with new tools and avenues for research. The presentation, at the interface of applied mathematics and engineering, emphasizes how to (1) compute the best possible performance available from any matching circuits; (2) benchmark existing matching solutions; and (3) generalize results to multiple amplifiers. As the monograph develops, many research directions are pointed out for both disciplines. The physical meaning of a mathematical problem is made explicit for the mathematician, while circuit problems are presented in the H-infinity framework for the engineer. A final chapter organizes these research topics into a collection of open problems ranging from electrical engineering, numerical implementations, and generalizations to H-infinity theory.
This book discusses the trade-offs involved in designing direct RF
digitization receivers for the radio frequency and digital signal
processing domains. A system-level framework is developed,
quantifying the relevant impairments of the signal processing
chain, through a comprehensive system-level analysis. Special focus
is given to noise analysis (thermal noise, quantization noise,
saturation noise, signal-dependent noise), broadband non-linear
distortion analysis, including the impact of the sampling strategy
(low-pass, band-pass), analysis of time-interleaved ADC channel
mismatches, sampling clock purity and digital channel selection.
The system-level framework described is applied to the design of a
cable multi-channel RF direct digitization receiver. An optimum RF
signal conditioning, and some algorithms (automatic gain control
loop, RF front-end amplitude equalization control loop) are used to
relax the requirements of a 2.7GHz 11-bit ADC.
Cellular Neural Networks (CNNs) constitute a class of nonlinear, recurrent and locally coupled arrays of identical dynamical cells that operate in parallel. ANALOG chips are being developed for use in applications where sophisticated signal processing at low power consumption is required. Signal processing via CNNs only becomes efficient if the network is implemented in analog hardware. In view of the physical limitations that analog implementations entail, robust operation of a CNN chip with respect to parameter variations has to be insured. By far not all mathematically possible CNN tasks can be carried out reliably on an analog chip; some of them are inherently too sensitive. This book defines a robustness measure to quantify the degree of robustness and proposes an exact and direct analytical design method for the synthesis of optimally robust network parameters. The method is based on a design centering technique which is generally applicable where linear constraints have to be satisfied in an optimum way. Processing speed is always crucial when discussing signal-processing devices. In the case of the CNN, it is shown that the setting time can be specified in closed analytical expressions, which permits, on the one hand, parameter optimization with respect to speed and, on the other hand, efficient numerical integration of CNNs. Interdependence between robustness and speed issues are also addressed. Another goal pursued is the unification of the theory of continuous-time and discrete-time systems. By means of a delta-operator approach, it is proven that the same network parameters can be used for both of these classes, even if their nonlinear output functions differ. More complex CNN optimization problems that cannot be solved analytically necessitate resorting to numerical methods. Among these, stochastic optimization techniques such as genetic algorithms prove their usefulness, for example in image classification problems. Since the inception of the CNN, the problem of finding the network parameters for a desired task has been regarded as a learning or training problem, and computationally expensive methods derived from standard neural networks have been applied. Furthermore, numerous useful parameter sets have been derived by intuition. In this book, a direct and exact analytical design method for the network parameters is presented. The approach yields solutions which are optimum with respect to robustness, an aspect which is crucial for successful implementation of the analog CNN hardware that has often been neglected. This beautifully rounded work provides many interesting and useful results, for both CNN theorists and circuit designers.' Leon O. Chua
This book deals with energy delivery challenges of the power processing unit of modern computer microprocessors. It describes in detail the consequences of current trends in miniaturization and clock frequency increase, upon the power delivery unit, referred to as voltage regulator. This is an invaluable reference for anybody needing to understand the key performance limitations and opportunities for improvement, from both a circuit and systems perspective, of state-of-the-art power solutions for next generation CPUs.
High-speed, power-efficient analog integrated circuits can be used as standalone devices or to interface modern digital signal processors and micro-controllers in various applications, including multimedia, communication, instrumentation, and control systems. New architectures and low device geometry of complementary metaloxidesemiconductor (CMOS) technologies have accelerated the movement toward system on a chip design, which merges analog circuits with digital, and radio-frequency components.
This book provides a comprehensive introduction to integrated optical waveguides for information technology and data communications. Integrated coverage ranges from advanced materials, fabrication, and characterization techniques to guidelines for design and simulation. A concluding chapter offers perspectives on likely future trends and challenges. The dramatic scaling down of feature sizes has driven exponential improvements in semiconductor productivity and performance in the past several decades. However, with the potential of gigascale integration, size reduction is approaching a physical limitation due to the negative impact on resistance and inductance of metal interconnects with current copper-trace based technology. Integrated optics provides a potentially lower-cost, higher performance alternative to electronics in optical communication systems. Optical interconnects, in which light can be generated, guided, modulated, amplified, and detected, can provide greater bandwidth, lower power consumption, decreased interconnect delays, resistance to electromagnetic interference, and reduced crosstalk when integrated into standard electronic circuits. Integrated waveguide optics represents a truly multidisciplinary field of science and engineering, with continued growth requiring new developments in modeling, further advances in materials science, and innovations in integration platforms. In addition, the processing and fabrication of these new devices must be optimized in conjunction with the development of accurate and precise characterization and testing methods. Students and professionals in materials science and engineering will find "Advanced Materials for Integrated Optical Waveguides" to be an invaluable reference for meeting these research and development goals.
This text, the first of its kind, delivers a systematically organized introduction to the theory and practice of yield prediction. The book addresses the economic need for accurate yield prediction, and clarifies the important role it plays in the semiconductor industry.
The need for advanced thermal management materials in electronic packaging has been widely recognized as thermal challenges become barriers to the electronic industry's ability to provide continued improvements in device and system performance. With increased performance requirements for smaller, more capable, and more efficient electronic power devices, systems ranging from active electronically scanned radar arrays to web servers all require components that can dissipate heat efficiently. This requires that the materials have high capability of dissipating heat and maintaining compatibility with the die and electronic packaging. In response to critical needs, there have been revolutionary advances in thermal management materials and technologies for active and passive cooling that promise integrable and cost-effective thermal management solutions. This book meets the need for a comprehensive approach to advanced thermal management in electronic packaging, with coverage of the fundamentals of heat transfer, component design guidelines, materials selection and assessment, air, liquid, and thermoelectric cooling, characterization techniques and methodology, processing and manufacturing technology, balance between cost and performance, and application niches. The final chapter presents a roadmap and future perspective on developments in advanced thermal management materials for electronic packaging.
The exponential growth of the number of internet nodes has suddenly created a widespread demand for high-speed optical and electronic devices, circuits, and systems. The new optical revolution has replaced modular, general-purpose building blocks by end-to-end solutions. Greater levels of integration on a single chip enable higher performance and lower cost. The mainstream VLSI technologies such as BiCmos and CMOS continue to take over the territories thus far claimed by GaAs and InP devices. This calls for an up-to-date book describing the design of high-speed electronic circuits for optical communication using modern techniques in a low-cost CMOS process. High-Speed CMOS Circuits for Optical Receivers covers the design of the world's first and second 10 Gb/s clock and data recovery circuits fabricated in a pure CMOS process. The second prototype meets some of the critical requirements recommended by the SONET OC-192 standard. The clock and data recovery circuits consume a power several times lower than in prototypes built in other fabrication processes. High-Speed CMOS Circuits for Optical Receivers describes novel techniques for implementation of such high-speed, high-performance circuits in a pure CMOS process. High-Speed CMOS Circuits for Optical Receivers is written for researchers and students interested in high-speed and mixed-mode circuit design with focus on CMOS circuit techniques. Designers working on various high-speed circuit projects for data communication, including optical com., giga bit ethernet will also find it of interest.
Based on the author's real-world design experience in this key emerging area, this comprehensive guide examines and compares all major RF power amplifier linearization techniques in detail. Featuring practical tips, more than 250 illustrations, and over 600 verified equations, the book seeks to save the reader valuable design time whilst helping them avoid costly design errors. It covers the modelling and measurement of amplifier non-linearity, and describes the main methods for overcoming non-linearity in a wide range of applications, including: base stations using feedforward and predistortion; mobile communications systems and handsets using RF or digital predistortion, cartesian loop, LINC and envelope elimination and restoration (EECR); and satellite systems.
This volume starts with a description of the metrics and benchmarks used to design energy-efficient microprocessor systems, followed by energy-efficient methodologies for the architecture and circuit design, DC-DC conversion, energy-efficient software and system integration. |
![]() ![]() You may like...
Handbook of Research on Emerging Designs…
Jamal Zbitou, Mostafa Hefnawi, …
Hardcover
R9,163
Discovery Miles 91 630
Modern Filter Design - Active RC and…
Mohammed S. Ghausi, Kenneth R Laker
Hardcover
R2,949
Discovery Miles 29 490
Gyrators, Simulated Inductors and…
Raj Senani, Data Ram Bhaskar, …
Hardcover
RF / Microwave Circuit Design for…
Ulrich L. Rohde, Matthias Rudolph
Hardcover
R5,366
Discovery Miles 53 660
|